SEARCH
— IC芯片 | 连接器 | 传感器 | 被动器件 —
The EDAC Inc. model 306-036-400-108 is a standard card edge connector receptacle designed for vertical through-hole mounting. It features a single row with 72 positions and a contact spacing of 0.156 inches (3.96 mm). The unit accepts printed circuit boards with a nominal thickness of 0.062 inches (1.57 mm). The contacts are constructed from copper alloy with tin plating, rated for 3 A current. The insulator body is made of green thermoplastic polyester, supporting an operating temperature range from -40°C to +105°C.
Verify the specific ordering suffix to confirm contact plating and insulation material properties. Ensure compatibility with the target PCB thickness of 0.062 inches. Confirm RoHS3 compliance status if required by project specifications. Check manufacturer lead times as this item may be subject to order-based production schedules rather than immediate stock availability.
Select this component when a single-row, high-pin-count interface is required for vertical board-to-board connections. The 0.156-inch pitch suits applications needing robust mechanical stability. Verify that the tin-plated contacts meet environmental requirements, as gold plating options exist in other series variants. Ensure the thermoplastic polyester housing aligns with thermal management needs within the specified temperature range.
This part belongs to the EDAC 306 series of card edge connectors, which are engineered for standard dual-edge card applications. The series offers various position counts while maintaining consistent 0.156-inch spacing. The 306-036-400-108 specifically provides a 72-position configuration, balancing density with manageable form factor constraints for standard industrial enclosures.
Compatible substitutes include other EDAC 306 series parts with matching 72-position counts and 0.156-inch pitch. Verify that alternative models maintain the same vertical orientation and through-hole termination style. Cross-reference pin configurations to guarantee electrical continuity without redesigning the host PCB footprint.