5M80ZT100C4N

$3.00

Description：IC CPLD 64MC 7.5NS 100TQFP
Series：MAX® V

SKU:899529d48cc2 Category: CPLDs (Complex Programmable Logic Devices) Brand: Altera

Consult the customer manager about the wholesale price.

consultation hotline：86-132-6715-2157

email：[email protected]
Contact the product manager for consultation. One-stop consultation is available.

Do you want a lower wholesale price? Please send us your inquiry and we will reply immediately.

Product introduction

Product Detailed Parameters

Description：IC CPLD 64MC 7.5NS 100TQFP
Series：MAX® V
Mfr：Altera
Package：Tray
Programmable Type：In System Programmable
Delay Time tpd(1) Max：7.5 ns
Voltage Supply - Internal：1.71V ~ 1.89V
Number of Macrocells：64
Number of I/O：79
Operating Temperature：0°C ~ 85°C (TJ)
Mounting Type：Surface Mount
Package / Case：100-TQFP
Supplier Device Package：100-TQFP (14x14)
Number of Gates：-
Number of Logic Elements/Blocks：80

Download product information

5M80ZT100C4N

Overview

The Altera 5M80ZT100C4N is a MAX V series Complex Programmable Logic Device (CPLD) housed in a 100-TQFP package. It contains 80 logic elements and 64 macrocells, supporting up to 79 I/O pins. The device operates with an internal supply voltage ranging from 1.71V to 1.89V and features a maximum propagation delay of 7.5 ns. Designed for surface mount installation, it supports system-in-programmability and functions within a junction temperature range of 0°C to 85°C.

Feature Summary

MAX V architecture with 64 macrocells and 80 logic blocks
System-in-programmable capability via Flash memory technology
79 available I/O pins in a 100-TQFP (14x14 mm) package
Maximum propagation delay of 7.5 ns

Applications

General-purpose digital logic replacement
Address decoding and bus bridging
Power-on reset and supervisor circuits
Level translation between different voltage domains

Procurement Notes

Verify the specific suffix 'C4N' corresponds to the commercial temperature grade (0°C to 85°C TJ) and 100-TQFP package variant. Confirm RoHS compliance status and moisture sensitivity level (MSL 3) requirements during storage and handling. Ensure design files account for the 1.71V–1.89V internal core voltage range.

Selection Notes

Select this component when 64 macrocells and 79 I/Os are sufficient for the design. Compare against the 5M80ZE64C4N if a smaller 64-pin QFP package is required instead of the 100-TQFP. Verify that the 7.5 ns delay meets timing constraints. Consider the EPM570T100C4N only if higher logic density (570 elements) or different voltage levels are needed.

Part Context

This part belongs to the Intel (formerly Altera) MAX V family, which utilizes non-volatile Flash technology for instant-on functionality. The 5M80Z base number indicates the 80-logic-element density class within this low-power CPLD series, designed for cost-sensitive applications requiring reprogrammability.