— IC芯片 | 连接器 | 传感器 | 被动器件 —
Product Detailed Parameters
- Description:IC GATE NAND 2CH 2-INP 8TSSOP
- Series:74AHCT
- Mfr:Nexperia USA Inc.
- Package:Tape & Reel (TR)
- Logic Type:NAND Gate
- Number of Circuits:2
- Number of Inputs:2
- Features:-
- Voltage - Supply:4.5V ~ 5.5V
- Current - Quiescent (Max):1 µA
- Current - Output High, Low:8mA, 8mA
- Input Logic Level - Low:0.8V
- Input Logic Level - High:2V
- Max Propagation Delay @ V, Max CL:7.9ns @ 5V, 50pF
- Operating Temperature:-40°C ~ 125°C
- Mounting Type:Surface Mount
- Supplier Device Package:8-TSSOP
- Package / Case:8-TSSOP, 8-MSOP (0.118", 3.00mm Width)
- Grade:-
- Qualification:-
Download product information
Overview
The Nexperia 74AHCT2G00DP,125 is a dual 2-input NAND gate manufactured using high-speed Si-gate CMOS technology. It operates within a supply voltage range of 4.5 V to 5.5 V and features TTL input switching levels. The device provides two independent logic gates in an SOT505-2 (TSSOP8) package with eight leads. It supports an ambient operating temperature from -40 °C to +125 °C. Propagation delay ranges from 1.0 ns to 10.0 ns depending on load capacitance and temperature conditions.
Feature Summary
- Symmetrical output impedance for balanced signal performance
- High noise immunity characteristics
- ESD protection exceeding 2000 V via Human Body Model and 1000 V via Charged Device Model
Applications
- General-purpose digital logic processing
- Signal gating and control circuits
- Mixed-voltage interface translation between TTL and CMOS domains
Procurement Notes
Verify the specific ordering suffix
Selection Notes
Select this component when TTL-compatible inputs are required alongside CMOS output drive capabilities. Ensure the design environment maintains the specified 4.5 V to 5.5 V supply range. Consider the TSSOP8 package dimensions for PCB layout constraints and verify thermal dissipation requirements against the total power dissipation limits provided in the datasheet.
Part Context
This part belongs to the Nexperia 74AHC/AHCT family of high-speed Si-gate CMOS devices. The AHCT variant specifically bridges TTL and CMOS logic families by accepting TTL input levels while providing CMOS outputs. This dual-gate configuration allows for compact implementation of complex logic functions within space-constrained electronic designs.
Replacement Considerations
Direct functional equivalents include the 74AHCT2G00DC in the VSSOP8 package. Other variants within the same logical family may serve as substitutes if package compatibility or pinout alignment permits.
ChipApex | Global Electronic Components Supplier







