— IC芯片 | 连接器 | 传感器 | 被动器件 —
Product Detailed Parameters
- Description:IC FF D-TYPE SNGL 1BIT 6XSON
- Series:74AUP
- Mfr:Nexperia USA Inc.
- Package:Bulk
- Function:Reset
- Type:D-Type
- Output Type:Non-Inverted
- Number of Elements:1
- Number of Bits per Element:1
- Clock Frequency:300 MHz
- Max Propagation Delay @ V, Max CL:5.7ns @ 3.3V, 30pF
- Trigger Type:Positive Edge
- Current - Output High, Low:4mA, 4mA
- Voltage - Supply:0.8V ~ 3.6V
- Current - Quiescent (Iq):500 nA
- Operating Temperature:-40°C ~ 125°C (TA)
- Mounting Type:Surface Mount
- Supplier Device Package:6-XSON, SOT1202 (1x1)
- Package / Case:6-XFDFN
- Input Capacitance:0.8 pF
- Grade:-
- Qualification:-
Download product information
Overview
The 74AUP1G175GS,132 is a single D-type flip-flop from the Nexperia AUP logic family, housed in a compact XSON-6 (SOT1202) surface-mount package. It operates within a supply voltage range of 0.8 V to 3.6 V and supports data rates up to 200 MHz. The device features low static power consumption with a maximum quiescent current of 0.9 μA and includes I_OFF circuitry for partial power-down applications. It provides high noise immunity and complies with JEDEC standards for various voltage levels.
Feature Summary
- Single-channel D-type flip-flop architecture
- I_OFF circuitry prevents backflow during partial power-down
- High noise immunity with Schmitt-trigger action on clock input
Applications
- Parallel-to-serial data conversion circuits
- Shift register implementations
- Timing delay elements in digital systems
Procurement Notes
Verify the specific suffix GS corresponds to the XSON-6 SOT1202 package when sourcing. Confirm RoHS compliance and lead times directly with authorized distributors. Ensure ESD handling protocols are followed due to the small form factor. Check for obsolescence notices as manufacturing statuses may change.
Selection Notes
Select this component for designs requiring minimal footprint and low power dissipation. It is suitable for battery-operated devices operating between 0.8 V and 3.6 V. Consider the 200 MHz speed capability for high-frequency timing applications. Verify that the single-channel configuration meets the system's storage requirements.
Part Context
This part belongs to the 74AUP1Gxx series of ultra-low-power CMOS logic devices. The AUP family offers performance comparable to LVCMOS but with lower power consumption. The 74AUP1G175 specifically implements a positive-edge triggered D flip-flop with an asynchronous reset function.
Replacement Considerations
Compatible substitutes include other single D-flip-flops from the same AUP family, such as the 74AUP1G74 or 74AUP1G80, provided they fit the XSON-6 package constraint. Cross-reference pinouts to ensure compatibility.
ChipApex | Global Electronic Components Supplier







