74AUP3G3404DCH

74AUP3G3404DCH

$0.37
  • Description:IC DUAL BUFFER SGL INVERT 8VSSOP
  • Series:74AUP
  • Mfr:Nexperia USA Inc.
  • Package:Tape & Reel (TR)

SKU:44dbe28cbdee Category: Brand:

  
  • Quantity
    • -
    • +
  •    
ChipApex WhatsApp

Consult the customer manager about the wholesale price.

consultation hotline:86-132-6715-2157

email:[email protected]
Contact the product manager for consultation. One-stop consultation is available.


Do you want a lower wholesale price? Please send us your inquiry and we will reply immediately.

Submitting!
Submission successful!
Submission failed!
Email error!
Phone number error!

Product Detailed Parameters

  • Description:IC DUAL BUFFER SGL INVERT 8VSSOP
  • Series:74AUP
  • Mfr:Nexperia USA Inc.
  • Package:Tape & Reel (TR)
  • Logic Type:Buffer/Inverter
  • Number of Circuits:3
  • Number of Inputs:3 Input (2, 1)
  • Schmitt Trigger Input:No
  • Output Type:Single-Ended
  • Current - Output High, Low:4mA, 4mA
  • Voltage - Supply:0.8V ~ 3.6V
  • Operating Temperature:-40°C ~ 125°C
  • Grade:-
  • Qualification:-
  • Mounting Type:Surface Mount
  • Package / Case:8-VFSOP (0.091", 2.30mm Width)
  • Supplier Device Package:8-VSSOP

Download product information

74AUP3G3404DCH

Overview

The Nexperia 74AUP3G3404DCH is a low-power dual buffer and single inverter housed in an 8-lead VSSOP (SOT765-1) package. It operates within a supply voltage range of 0.8 V to 3.6 V, featuring Schmitt trigger inputs for noise immunity and slow signal tolerance. The device includes IOFF circuitry for partial power-down applications, preventing backflow current. Static supply current is limited to 0.9 μA maximum at -40 °C to +85 °C. Propagation delay ranges from 2.1 ns to 4.3 ns depending on load capacitance and voltage.

Feature Summary

  • Schmitt trigger action at all inputs ensures tolerance of slower input rise and fall times across the entire supply voltage range.
  • IOFF circuitry enables partial power-down mode operation by disabling outputs to prevent damaging backflow currents.
  • High noise immunity with low static power consumption and compliance with multiple JEDEC standards.

Applications

  • Partial power-down applications requiring backflow current prevention
  • Interfaces handling signals with slow rise and fall times
  • Low-voltage digital logic buffering and inversion

Procurement Notes

Verify the specific ordering suffix 'H' against the manufacturer's official documentation to confirm reel packaging specifications. Ensure the component status aligns with current production data sheets. Confirm RoHS compliance and environmental declarations match project requirements before finalizing procurement orders.

Selection Notes

Select this component when designing circuits requiring mixed buffer and inverter functions in a minimal footprint. The VSSOP8 package suits space-constrained PCB layouts. Consider the Schmitt trigger inputs if the application involves noisy environments or signals with poor edge rates. Verify that the operating temperature range meets the system's thermal constraints.

Part Context

This part belongs to the 74AUP series of Advanced Ultra-low Power CMOS logic devices. It integrates two non-inverting buffers and one inverter into a single chip. The DCH suffix specifically denotes the VSSOP8 plastic very thin shrink small outline package variant, distinguishing it from XSON package options available in the same logical family.

Replacement Considerations

Publicly confirmed substitute part numbers are not provided in the source material. Verify compatibility with alternative packages such as XSON8 variants only if explicitly documented by the manufacturer as direct pin-compatible replacements.

74AUP3G3404DCH74AUP3G3404DCH
$0.37
Buy Now