74AUP3G3404GD125

74AUP3G3404GD125

$0.27
  • Description:INVERTER, AUP/ULP/V SERIES
  • Series:74AUP
  • Mfr:NXP USA Inc.
  • Package:Bulk

SKU:3c1285579e4e Category: Brand:

  
  • Quantity
    • -
    • +
  •    
ChipApex WhatsApp

Consult the customer manager about the wholesale price.

consultation hotline:86-132-6715-2157

email:[email protected]
Contact the product manager for consultation. One-stop consultation is available.


Do you want a lower wholesale price? Please send us your inquiry and we will reply immediately.

Submitting!
Submission successful!
Submission failed!
Email error!
Phone number error!

Product Detailed Parameters

  • Description:INVERTER, AUP/ULP/V SERIES
  • Series:74AUP
  • Mfr:NXP USA Inc.
  • Package:Bulk
  • Logic Type:Buffer/Inverter
  • Number of Circuits:3
  • Number of Inputs:3 Input (2, 1)
  • Schmitt Trigger Input:No
  • Output Type:Single-Ended
  • Current - Output High, Low:4mA, 4mA
  • Voltage - Supply:0.8V ~ 3.6V
  • Operating Temperature:-40°C ~ 125°C
  • Grade:-
  • Qualification:-
  • Mounting Type:Surface Mount
  • Package / Case:8-XFDFN
  • Supplier Device Package:8-XSON (2x3)

Download product information

74AUP3G3404GD125

Overview

The 74AUP3G3404GD125 is a low-power dual buffer and single inverter from the Nexperia 74AUP series. It operates across a wide supply voltage range of 0.8 V to 3.6 V. The device features Schmitt trigger action at all inputs, providing tolerance for slower input rise and fall times. It includes IOFF circuitry that disables outputs during partial power-down mode to prevent damaging backflow currents. Static power consumption is specified as maximum 0.9 μA at -40 °C to +85 °C. Latch-up performance exceeds 100 mA per JESD 78B Class II.

Feature Summary

  • Schmitt trigger inputs ensure signal integrity with slow transition rates
  • IOFF circuitry enables safe partial power-down operation
  • High noise immunity compliant with multiple JEDEC standards
  • Low static power consumption across the full operating voltage range

Applications

  • Partial power-down applications requiring backflow current prevention
  • Signal buffering with slow input transitions
  • Inverting logic functions in low-voltage systems
  • Noise-immune data line drivers

Procurement Notes

Verify the specific package suffix GD125 against the manufacturer's ordering information table. Confirm the temperature range matches the required application environment. Ensure the component status is active before procurement. Cross-reference the datasheet revision date to confirm the latest specifications are being used.

Selection Notes

Select this component when a combination of buffering and inversion is required in a single package. The wide voltage range supports various logic families. The Schmitt trigger feature is critical for noisy environments or slow signals. Verify that the 8-lead package fits the available PCB space constraints.

Part Context

This part belongs to the 74AUP family of ultra-low-power CMOS logic devices. The 74AUP3G3404 specifically integrates two buffers and one inverter. It is designed for portable and battery-operated applications due to its low power characteristics. The device is manufactured by Nexperia.

Replacement Considerations

Check for direct pin-compatible alternatives within the same 74AUP family. Verify if other packages like XSON or VSSOP offer better thermal or spatial performance. Ensure any substitute maintains the IOFF functionality if partial power-down is required.

74AUP3G3404GD12574AUP3G3404GD125
$0.27
Buy Now