SEARCH
— IC芯片 | 连接器 | 传感器 | 被动器件 —
The 74HC112DB,112 is a dual negative-edge triggered JK flip-flop manufactured by Nexperia. It features individual J and K inputs, clock (nCP), asynchronous active LOW set (nSD) and reset (nRD) inputs, along with complementary nQ and Q outputs. The device operates within a supply voltage range of 2 V to 6 V and supports an operating temperature range from -40 °C to +125 °C. It is housed in a 16-SSOP package.
Verify component authenticity through authorized distributors or direct manufacturer channels. Confirm RoHS compliance status and check for specific end-of-life notices or production changes via official Nexperia documentation. Ensure packaging integrity matches standard tube specifications for surface-mount devices.
Select this component for designs requiring dual JK functionality with asynchronous control. Verify that the 2 V to 6 V supply range aligns with system power rails. Consider the 16-SSOP package dimensions for PCB layout constraints. Ensure clock signal characteristics meet the Schmitt-trigger requirements for reliable triggering.
This part belongs to the 74HC series of high-speed CMOS logic devices. It provides dual JK flip-flop functionality within a single integrated circuit. The device is designed for general-purpose digital logic applications requiring reliable state retention and edge-triggered operation under varying temperature conditions.
Public confirmed substitute part numbers include 74HCT112 variants for TTL-compatible interfaces. Other dual JK flip-flops from the same family may offer pin-compatible alternatives. Verify logic level compatibility and package dimensions before substitution.