Latches 74HC373PW,112 product image

74HC373PW,112

  • Description:IC D-TYPE TRANSP SGL 8:8 20TSSOP
  • Series:74HC
  • Mfr:Nexperia USA Inc.
  • Package:Tube

SKU:e158833dcda0 Category: Brand:

ChipApex WhatsApp

Consult the customer manager about the wholesale price.

consultation hotline:86-132-6715-2157

email:[email protected]
Contact the product manager for consultation. One-stop consultation is available.


Do you want a lower wholesale price? Please send us your inquiry and we will reply immediately.

Submitting!
Submission successful!
Submission failed!
Email error!
Phone number error!

74HC373PW,112 is listed in the Latches range at ChipApex. The manufacturer field lists Nexperia USA Inc.. Its product description is IC D-TYPE TRANSP SGL 8:8 20TSSOP. Review the specifications below when checking this part for your BOM.

Latches specifications for 74HC373PW,112

  • Description:IC D-TYPE TRANSP SGL 8:8 20TSSOP
  • Series:74HC
  • Mfr:Nexperia USA Inc.
  • Package:Tube
  • Logic Type:D-Type Transparent Latch
  • Circuit:8:08
  • Output Type:Tri-State
  • Voltage - Supply:2V ~ 6V
  • Independent Circuits:1
  • Delay Time - Propagation:12ns
  • Current - Output High, Low:7.8mA, 7.8mA
  • Operating Temperature:-40°C ~ 125°C
  • Mounting Type:Surface Mount
  • Package / Case:20-TSSOP (0.173", 4.40mm Width)
  • Supplier Device Package:20-TSSOP
  • Grade:-
  • Qualification:-

Latches datasheet and documents for 74HC373PW,112

74HC373PW,112

Latches Overview

The Nexperia 74HC373PW,112 is an octal D-type transparent latch with 3-state outputs housed in a TSSOP20 package (SOT360-1). It features latch enable (LE) and output enable (OE) inputs. The device operates on a supply voltage range of 2.0 V to 6.0 V. Static characteristics include an input leakage current of ±1.0 μA maximum at -40 °C to +125 °C and a supply current of 160 μA maximum under the same conditions. Dynamic performance specifies a propagation delay from data input to output of 38 ns maximum at 4.5 V and -40 °C to +85 °C.

Latches Feature Summary

  • Octal D-type transparent latch architecture with 3-state non-inverting outputs suitable for bus-oriented applications
  • CMOS low power dissipation combined with high noise immunity and latch-up performance exceeding 100 mA per JESD 78 Class II Level B
  • Inputs equipped with clamp diodes allowing interface to voltages exceeding VCC using current limiting resistors
  • ESD protection compliant with ANSI/ESDA/JEDEC standards, exceeding 2000 V for Human Body Model and 1000 V for Charged Device Model

Latches Applications

  • Bus-oriented applications requiring 3-state control
  • Data storage and transfer within digital logic circuits
  • System designs operating within wide supply voltage ranges

Latches Procurement Notes

Verify component authenticity through authorized Nexperia channels or certified distributors. Confirm the specific ordering suffix matches the required package variant. Review the latest product data sheet for any updates regarding specifications or compliance standards before finalizing procurement decisions.

Latches Selection Notes

Select this component for designs requiring an octal latch with 3-state outputs in a TSSOP20 package. Ensure the application voltage falls within the 2.0 V to 6.0 V range. Consider the specified temperature range and ESD protection levels when evaluating suitability for the target environment.

Latches Part Context

This part belongs to the 74HC series of CMOS logic devices manufactured by Nexperia. It is functionally compatible with other industry-standard octal latches but offers specific Nexperia packaging and electrical characteristics. The PW suffix indicates the TSSOP20 plastic thin shrink small outline package.

Latches Replacement Considerations

Direct replacements include the 74HC373D,653 (SO20 package) and 74HC373BQ (DHVQFN20 package) from Nexperia. Cross-manufacturer equivalents such as SN74HC373 may be considered if pinout and electrical specifications are verified against the official datasheet.

Latches FAQ

How does the OE input affect the latch state?

A HIGH level on the OE input causes the outputs to assume a high-impedance OFF-state. This operation does not affect the internal state stored in the latches.

What is the function of the LE input?

When LE is HIGH, the latches are transparent and data enters from the inputs. When LE transitions from HIGH to LOW, the information present at the inputs is stored in the latches.

74HC373PW,11274HC373PW,112

Click on the inquiry