Latches 74HC373PW,118 product image

74HC373PW,118

$0.37
  • Description:IC D-TYPE TRANSP SGL 8:8 20TSSOP
  • Series:74HC
  • Mfr:Nexperia USA Inc.
  • Package:Tape & Reel (TR),Cut Tape (CT)

SKU:9ac1455c772c Category: Brand:

  
  • Quantity
    • -
    • +
  •    
ChipApex WhatsApp

Consult the customer manager about the wholesale price.

consultation hotline:86-132-6715-2157

email:[email protected]
Contact the product manager for consultation. One-stop consultation is available.


Do you want a lower wholesale price? Please send us your inquiry and we will reply immediately.

Submitting!
Submission successful!
Submission failed!
Email error!
Phone number error!

74HC373PW,118 is listed in the Latches range at ChipApex. The manufacturer field lists Nexperia USA Inc.. Its product description is IC D-TYPE TRANSP SGL 8:8 20TSSOP. Review the specifications below when checking this part for your BOM.

Latches specifications for 74HC373PW,118

  • Description:IC D-TYPE TRANSP SGL 8:8 20TSSOP
  • Series:74HC
  • Mfr:Nexperia USA Inc.
  • Package:Tape & Reel (TR),Cut Tape (CT)
  • Logic Type:D-Type Transparent Latch
  • Circuit:8:08
  • Output Type:Tri-State
  • Voltage - Supply:2V ~ 6V
  • Independent Circuits:1
  • Delay Time - Propagation:12ns
  • Current - Output High, Low:7.8mA, 7.8mA
  • Operating Temperature:-40°C ~ 125°C
  • Mounting Type:Surface Mount
  • Package / Case:20-TSSOP (0.173", 4.40mm Width)
  • Supplier Device Package:20-TSSOP
  • Grade:-
  • Qualification:-

Latches datasheet and documents for 74HC373PW,118

74HC373PW,118

Latches Overview

The Nexperia 74HC373PW,118 is an octal D-type transparent latch with 3-state outputs housed in a TSSOP20 package (SOT360-1). It features latch enable (LE) and output enable (OE) inputs. The device operates on a wide supply voltage range from 2.0 V to 6.0 V. Static characteristics include input leakage current of ±1.0 μA maximum at -40 °C to +125 °C and supply current of 160 μA maximum under the same conditions. Dynamic propagation delay from Dn to Qn ranges from 12 ns to 45 ns depending on voltage and temperature.

Latches Feature Summary

  • CMOS low power dissipation with high noise immunity
  • Latch-up performance exceeds 100 mA per JESD 78 Class II Level B
  • ESD protection exceeding 2000 V HBM and 1000 V CDM
  • Inputs include clamp diodes for interfacing voltages in excess of VCC

Latches Applications

  • Bus oriented applications requiring 3-state non-inverting outputs
  • Data storage systems utilizing transparent latch functionality
  • Industrial logic circuits operating within specified temperature ranges

Latches Procurement Notes

Verify the specific ordering suffix matches the required package variant. Confirm that the application environment stays within the recommended operating conditions regarding supply voltage and ambient temperature. Ensure ESD handling procedures are followed during assembly. Check for any recent product change notices affecting specifications or pinouts before finalizing design integration.

Latches Selection Notes

Select this component when an octal latch with 3-state outputs is required for bus-oriented designs. The HC series offers CMOS compatibility and a wide voltage range suitable for various digital logic interfaces. Consider the TSSOP20 package dimensions if space constraints apply. Verify input levels match the system logic family requirements.

Latches Part Context

This part belongs to the 74HC logic family, which provides standard CMOS performance. It is functionally similar to the 74HCT373 but differs in input voltage thresholds. The PW suffix indicates the TSSOP20 plastic thin shrink small outline package. Other package options include SO20 and DHVQFN20 variants within the same logical family.

Latches Replacement Considerations

The 74HC373D,653 serves as a direct replacement using the SO20 package. The 74HC373BQ utilizes the DHVQFN20 package. Ensure pinout compatibility and verify that the alternative package meets thermal and mechanical requirements for the target application.

Latches FAQ

How does the OE input affect the latch state?

A HIGH on the OE input causes the outputs to assume a high-impedance OFF-state. This operation does not affect the internal state stored in the latches.

What is the function of the LE input?

When LE is HIGH, the latches are transparent and data enters. When LE transitions from HIGH to LOW, the information present at the inputs is stored in the latches.

Can the inputs interface with voltages higher than VCC?

Yes, the inputs include clamp diodes, which enables the use of current limiting resistors to interface inputs to voltages in excess of VCC.

74HC373PW,11874HC373PW,118
$0.37
Buy Now