— IC芯片 | 连接器 | 传感器 | 被动器件 —
Product Detailed Parameters
- Description:IC BUF NON-INVERT 3.6V 20TSSOP
- Series:74LVCH
- Mfr:Nexperia USA Inc.
- Package:Tape & Reel (TR),Cut Tape (CT)
- Logic Type:Buffer, Non-Inverting
- Number of Elements:2
- Number of Bits per Element:4
- Input Type:-
- Output Type:3-State
- Current - Output High, Low:24mA, 24mA
- Voltage - Supply:1.2V ~ 3.6V
- Operating Temperature:-40°C ~ 125°C (TA)
- Mounting Type:Surface Mount
- Package / Case:20-TSSOP (0.173", 4.40mm Width)
- Supplier Device Package:20-TSSOP
- Grade:-
- Qualification:-
Download product information
Overview
The Nexperia 74LVCH244APW,118 is an octal buffer and line driver featuring 3-state outputs. It operates within a supply voltage range of 1.2 V to 3.6 V. The device includes two output enables (1OE and 2OE), each controlling four outputs. Inputs are overvoltage tolerant up to 5.5 V. Propagation delay is typically 2.9 ns at 3.0 V to 3.6 V. Static current is 40 μA maximum at 3.6 V. Operating temperature ranges from -40 °C to +125 °C.
Feature Summary
- Bus hold circuitry on all data inputs
- IOFF circuitry for partial power-down mode
- Schmitt-trigger action on all inputs
Applications
- Mixed 3.3 V and 5 V environments
- Partial power down applications
- Buffering and line driving
Procurement Notes
Verify the specific ordering suffix matches the required package type. Confirm that the LVCH variant with bus hold functionality is selected rather than the standard LVC version. Ensure the component meets the required operating temperature range specifications for the intended application environment.
Selection Notes
Select this component when bus hold functionality is required to maintain input states. Verify compatibility with mixed voltage systems requiring overvoltage tolerant inputs. Consider the TSSOP-20 package dimensions for PCB layout constraints. Check propagation delay requirements against system timing specifications.
Part Context
This part belongs to the 74LVCH244A series, which is an octal buffer/line driver with 3-state outputs. It is distinct from the 74LVC244A due to the inclusion of bus hold circuitry on data inputs. The APW suffix indicates the TSSOP20 plastic thin shrink small outline package.
Replacement Considerations
74LVC244APW,118
FAQ
Does this device support partial power-down mode?
Yes, the IOFF circuitry disables the output to prevent damaging backflow current when powered down.
What is the function of the bus hold circuit?
The bus hold circuit maintains the last logic state of the data inputs, preventing floating inputs.
ChipApex | Global Electronic Components Supplier








