SEARCH
— IC芯片 | 连接器 | 传感器 | 被动器件 —
The 8413S06 is a PLL-based clock generator designed for Cavium Networks Octeon II processors. It generates processor core, sRIO, XAUI, SGMII SerDes, and Gigabit Ethernet MAC/PHY reference clocks. The device provides six selectable differential HCSL outputs (100MHz, 125MHz, 156.25MHz, or 312.5MHz), one single-ended LVCMOS/LVTTL RGMII clock at 125MHz, one 50MHz processor core clock, and two 25MHz QREF outputs. It accepts a 25MHz external crystal or differential input (LVPECL, LVDS, LVHSTL, HCSL). Operating voltage is 3.3V core with mixed 3.3V/2.5V output options. RMS phase jitter ranges from 0.63ps to 1.31ps depending on configuration.
Verify the component status as the datasheet originates from Integrated Device Technology prior to its acquisition by Renesas Electronics Corporation. Confirm that the specific ordering suffix matches the required package and temperature range specifications. Ensure compatibility with legacy documentation standards when sourcing this part number.
Select based on required output interface levels, specifically HCSL for differential pairs and LVCMOS/LVTTL for single-ended signals. Choose supply modes carefully; the device supports full 3.3V or mixed 3.3V core/2.5V output configurations. Verify that the selected frequency configuration meets the jitter requirements for PCIe, sRIO, or XAUI applications using the provided RMS multipliers.
This component belongs to the 8413S series of clock generators optimized for high-performance networking processors. It was originally manufactured by Integrated Device Technology before being integrated into the Renesas Electronics portfolio. The device serves as a critical timing solution for data path interfaces in telecommunications and storage infrastructure.
Publicly confirmed substitute part numbers are not available in the provided source material.