— IC芯片 | 连接器 | 传感器 | 被动器件 —
Product Detailed Parameters
- Description:IC CLK FANOUT/BUFF ZD 28TSSOP
- Series:-
- PLL:Yes
- Mfr:Renesas Electronics Corporation
- Main Purpose:PCI Express (PCIe)
- Input:Clock
- Output:HCSL
- Number of Circuits:1
- Ratio - Input:Output:1:06
- Differential - Input:Output:Yes/Yes
- Frequency - Max:110MHz
- Voltage - Supply:3.135V ~ 3.465V
- Operating Temperature:-40°C ~ 85°C
- Mounting Type:Surface Mount
- Package / Case:28-TSSOP (0.173", 4.40mm Width)
- Supplier Device Package:28-TSSOP
Download product information
Overview
The 9DB633AGILF is a PCI Express (PCIe) fanout buffer and zero-delay buffer manufactured by Renesas Electronics. It features a single differential input and six HCSL outputs, operating at a maximum frequency of 110 MHz. The device supports a supply voltage range of 3.135 V to 3.465 V and is housed in a 28-TSSOP package with a width of 4.40 mm. Designed for surface mount installation, it operates within a commercial temperature range of 0°C to 70°C. This component integrates a PLL for clock distribution applications.
Feature Summary
- Six-output PCIe fanout buffer with zero-delay buffering capability
- Differential input to differential output configuration
- Maximum operating frequency of 110 MHz
- Integrated Phase-Locked Loop (PLL) for clock synthesis
Applications
- PCI Express clock distribution networks
- Zero-delay buffering for high-speed digital interfaces
- System board clock generation and distribution
Procurement Notes
Verify the specific suffix 'AGILF' against official Renesas documentation to confirm pinout, packaging, and RoHS compliance status. Confirm that the 0°C to 70°C commercial temperature rating aligns with the target application environment requirements before procurement.
Selection Notes
Select this component when a single differential clock source requires expansion into six matched HCSL outputs for PCIe architectures. Ensure the design accommodates the 3.135 V to 3.465 V supply voltage constraints and verify that the 28-TSSOP footprint fits the PCB layout constraints.
Part Context
This part belongs to the 9DB633 series of PCIe clock buffers. It serves as a distribution element within Renesas's timing solutions portfolio, specifically engineered to maintain signal integrity across multiple endpoints in PCI Express systems while minimizing jitter through its zero-delay architecture.
Replacement Considerations
Consult Renesas datasheets for direct cross-references within the 9DB series. Verify compatibility with alternative packages or temperature grades if the standard 28-TSSOP variant is unavailable.
ChipApex | Global Electronic Components Supplier








