— IC芯片 | 连接器 | 传感器 | 被动器件 —
Product Detailed Parameters
- Description:MULTIMKT-TIMING
- Series:-
- PLL:-
- Mfr:Renesas Electronics Corporation
- Main Purpose:-
- Input:-
- Output:-
- Number of Circuits:-
- Ratio - Input:Output:-
- Differential - Input:Output:-
- Frequency - Max:-
- Voltage - Supply:-
- Operating Temperature:-
- Mounting Type:-
- Package / Case:-
- Supplier Device Package:-
Download product information
Overview
The 9FGS9092ANBGI is a 2-output 3.3V PCIe Gen 1–6 clock generator by Renesas Electronics Corporation, designed for high-performance computing and server applications. It supports Common Clocked (CC), Separate Reference no Spread (SRNS), and Separate Reference Independent Spread (SRIS) architectures. The device features pin-selectable SRNS 0%, CC 0%, and CC/SRIS -0.5% spread spectrum options, alongside SMBus-selectable CC/SRIS -0.25% spread. Each output includes dedicated OE# pins for PCIe CLKREQ# functionality and integrated terminations for 100Ω and 85Ω systems, eliminating external resistors. It utilizes a single 25 MHz crystal or LVCMOS input to generate LP-HCSL differential outputs and one 3.3V LVCMOS REF output with Wake-On-LAN support.
Feature Summary
- Supports PCIe Gen 1–6 Common Clocked, SRNS, and SRIS clocking architectures
- Integrated terminations for 100Ω and 85Ω systems reduce component count
- Pin-selectable and SMBus-selectable spread spectrum configurations available
- Dedicated OE# pins on each output enable PCIe CLKREQ# functionality
Applications
- Servers and High-Performance Computing
- NVMe Storage Systems
- Networking Accelerators
- Industrial Control Systems
Procurement Notes
Verify the specific ordering suffix against the official Renesas datasheet to ensure compatibility with required voltage levels, package types, and temperature ranges. Confirm that the selected variant matches the intended PCIe generation requirements and spread spectrum configuration needs for your specific design implementation.
Selection Notes
Select this component when designing systems requiring compliant PCIe Gen 1 through Gen 6 clocking with flexible architecture support. Consider its integrated termination capabilities and low power consumption if board space optimization is critical. Ensure the design accommodates the 4mm x 4mm 24-VFQFPN package dimensions and thermal requirements specified in the datasheet.
Part Context
This device belongs to the 9FGL02 series of 2-output 3.3V PCIe clock generators. It shares architectural similarities with other members of the family but offers specific pin-selectable spread spectrum options and integrated termination features tailored for modern high-speed interface standards. It serves as a timing solution for complex digital systems requiring precise clock distribution.
Replacement Considerations
Consult the official Renesas cross-reference documentation for verified substitute part numbers. Do not assume functional equivalence with other clock generators without verifying pinout, electrical parameters, and PCIe compliance specifications.
ChipApex | Global Electronic Components Supplier







