— IC芯片 | 连接器 | 传感器 | 被动器件 —
Product Detailed Parameters
- Description:IC CLOCK GENERATOR 24VFQFPN
- Series:PhiClock™
- Package:Tape & Reel (TR)
- Mfr:Renesas Electronics Corporation
- PLL:Yes
- Input:HCSL, LVCMOS, LVDS, Crystal
- Output:CML, HCSL, LP-HCSL, LVCMOS, LVDS, LVPECL
- Number of Circuits:1
- Ratio - Input:Output:1:06
- Differential - Input:Output:No/Yes
- Frequency - Max:156.25MHz, 200MHz, 325MHz
- Divider/Multiplier:Yes/No
- Voltage - Supply:1.71V ~ 1.89V, 2.375V ~ 2.625V, 3.135V ~ 3.465V
- Operating Temperature:-40°C ~ 85°C (TA)
- Mounting Type:Surface Mount
- Package / Case:24-WFQFN Exposed Pad
- Supplier Device Package:24-VFQFPN (4x4)
- Type:Clock Generator
- Grade:-
- Qualification:-
Download product information
Overview
The Renesas 9FGV1004B206NBGI8 is a programmable PhiClock generator from the 9FGV1004 family, designed for high-performance timing applications. It features four differential output pairs supporting LP-HCSL and LVDS signaling standards, alongside two LVCMOS reference outputs. The device operates with core voltages of 1.8V or 3.3V and supports I/O voltages ranging from 1.8V to 3.3V per output pair. It delivers typical RMS phase jitter of 267fs at 156.25MHz (12kHz–20MHz bandwidth) and complies with PCIe Gen1 through Gen4 specifications. The component is housed in a compact 4x4mm 24-VFQFPN package.
Feature Summary
- PCIe Gen1–4 compliant with 267fs RMS typical phase jitter at 156.25MHz
- Four programmable differential output pairs plus two LVCMOS reference outputs
- Supports LP-HCSL and LVDS output signaling standards
- Configurable via hardware select pins or I²C interface
Applications
- PCI Express Gen1, Gen2, Gen3, and Gen4 systems
- High-speed data communication interfaces
- Server and storage system clock generation
Procurement Notes
Verify the specific suffix 'B206' against official Renesas documentation to confirm factory configuration details. Confirm the '8' suffix indicates reel packaging if required for assembly processes. Ensure compatibility with the 24-VFQFPN footprint during procurement planning.
Selection Notes
Select this model when PCIe Gen1-4 compliance and low jitter are required. Choose between LP-HCSL or LVDS based on downstream receiver requirements. Verify that the 1.8V or 3.3V core voltage aligns with the system power architecture. Consider I²C control needs versus hardware pin selection for configuration flexibility.
Part Context
This part belongs to the Renesas PhiClock™ programmable clock generator family. The 9FGV1004 series provides flexible clock distribution solutions with multiple output configurations. It is distinct from the 9FGV1001 and 9FGV1002 series by offering mixed integer/fractional output capabilities and specific jitter performance metrics tailored for modern serial link standards.
Replacement Considerations
Direct replacements within the same family include other 9FGV1004 variants with different output frequencies or packaging options. Cross-family substitution requires careful evaluation of jitter specifications and output drive strength compatibility.
ChipApex | Global Electronic Components Supplier







