SEARCH
— IC芯片 | 连接器 | 传感器 | 被动器件 —
The AD5691RBRMZ is a single-channel, 12-bit buffered voltage output Digital-to-Analog Converter (DAC) from the nanoDAC+ family. It features an internal 2.5 V reference with a typical drift of 2 ppm/°C and supports I2C serial communication. The device operates on a single supply ranging from 2.7 V to 5.5 V and offers selectable output spans of 0 V to VREF or 0 V to 2 × VREF. Key performance metrics include ±1 LSB Integral Nonlinearity (INL), ±1 LSB Differential Nonlinearity (DNL), and a settling time of 5 µs. It is available in compact 8-lead LFCSP and 10-lead MSOP packages.
Verify the specific package variant (MSOP-10 or LFCSP-8) required for the design, as the base part number covers multiple physical footprints. Confirm the presence of optional pins such as RESET or VLOGIC if 1.8 V logic compatibility or hardware reset functionality is needed. Ensure the ordering suffix matches the desired tape-and-reel quantity or tube packaging.
Select this component when a single-channel DAC with integrated precision reference is required. The AD5691R is suitable for applications needing 12-bit accuracy with low glitch impulse (0.1 nV-sec). Compare against the AD5681R if SPI interface is preferred over I2C. Consider the AD5692R or AD5693R if higher resolution (14-bit or 16-bit) is necessary.
The AD5691R belongs to the nanoDAC+ family, which includes the AD5693R (16-bit), AD5692R (14-bit), and AD5693 (external reference only). These devices share similar architectures and pinouts but differ in resolution and reference configuration. The BRMZ suffix typically denotes the MSOP-10 package variant.
The AD5681RBRMZ is a functional substitute using an SPI interface instead of I2C. For direct I2C replacement with different resolutions, consider the AD5692RBRMZ (14-bit) or AD5693RBRMZ (16-bit). Verify pinout compatibility and register mapping differences before substitution.
The internal power-on reset circuit ensures that the DAC register is written to zero scale, resulting in a 0 V output, while the output buffer is configured in normal mode.
The output span is programmable via the control register. It can be set to 0 V to VREF (Gain = 1) or 0 V to 2 × VREF (Gain = 2).
Yes, the AD5691R is guaranteed monotonic by design due to its segmented string DAC architecture, with a maximum Differential Nonlinearity (DNL) of ±1 LSB.