SEARCH
— IC芯片 | 连接器 | 传感器 | 被动器件 —
The AD7247AQ is a dual 12-bit voltage-output digital-to-analog converter (DAC) housed in a 24-lead ceramic dual-in-line package (CDIP). Fabricated using Linear Compatible CMOS (LC2MOS) technology, it integrates two DAC channels, on-chip voltage reference, output amplifiers, and reference buffer amplifiers. The device supports single or dual supply operation with VDD ranging from +10.8 V to +16.5 V and VSS from -10.8 V to -16.5 V. It features a parallel loading structure for direct microprocessor interfacing, with a typical data setup time of 30 ns. The extended temperature version operates from -55°C to +125°C.
Verify the suffix 'Q' indicates the ceramic dual-in-line package (CDIP-24) and extended temperature rating (-55°C to +125°C). Confirm RoHS compliance status as historical Analog Devices ceramic packages may differ from modern plastic variants. Check current availability as this component series may be subject to limited production runs or obsolescence notices.
Select the AD7247AQ over the AD7247AAN/ABN when extended temperature operation down to -55°C is required. Choose this model over the AD7237A if a simple 12-bit parallel load interface is preferred over the double-buffered 8+4 bit structure. Ensure the application utilizes a 24-pin CDIP footprint rather than SOIC or Plastic DIP layouts.
The AD7247AQ belongs to the AD7237A/AD7247A family, which are enhanced versions of the industry-standard AD7237/AD7247. These devices offer improved interface speeds, better reference variations with supply voltage, and wider operating voltage ranges compared to their predecessors. The 'AQ' designation specifically denotes the military-grade or extended temperature ceramic variant within this product line.
Direct pin-compatible replacements include the AD7247AAN and AD7247ABN for industrial temperature ranges (-40°C to +85°C). For lower accuracy requirements, the original AD7247 (non-A version) may be considered, though interface timing and power specifications differ. Verify package compatibility between CDIP and other form factors.