AD7878SQ

AD7878SQ

$345.31
  • Description:IC ADC 12BIT SAR 28CDIP
  • Series:-

SKU:63f62f3ae5e7 Category: Brand:

  
  • Quantity
    • -
    • +
  •    
ChipApex WhatsApp

Consult the customer manager about the wholesale price.

consultation hotline:86-132-6715-2157

email:[email protected]
Contact the product manager for consultation. One-stop consultation is available.


Do you want a lower wholesale price? Please send us your inquiry and we will reply immediately.

Submitting!
Submission successful!
Submission failed!
Email error!
Phone number error!

Product Detailed Parameters

  • Description:IC ADC 12BIT SAR 28CDIP
  • Series:-
  • Mfr:Analog Devices Inc.
  • Package:Bulk,Tube
  • Number of Bits:12
  • Sampling Rate (Per Second):100k
  • Number of Inputs:1
  • Input Type:Single Ended
  • Data Interface:DSP
  • Configuration:S/H-ADC
  • Ratio - S/H:ADC:1:01
  • Number of A/D Converters:1
  • Architecture:SAR
  • Reference Type:Internal
  • Voltage - Supply, Analog:±5V
  • Voltage - Supply, Digital:5V
  • Features:-
  • Operating Temperature:-55°C ~ 125°C
  • Package / Case:28-CDIP (0.600", 15.24mm)
  • Supplier Device Package:28-CDIP
  • Mounting Type:Through Hole
  • Grade:-

Download product information

AD7878SQ

Overview

The AD7878SQ is a complete 12-bit analog-to-digital converter featuring an integrated DSP interface with an 8-word FIFO memory. It operates from ±5 V supplies and supports a sampling rate of 100 kSPS. The device includes an on-chip track/hold amplifier, a 3 V zener reference, and status/control logic. Key electrical parameters include a signal-to-noise ratio of 70 dB at 10 kHz input frequency, a maximum data access time of 57 ns, and a typical power dissipation of 60 mW. The analog input range is bipolar ±3 V.

Feature Summary

  • Integrated 8-word first-in, first-out (FIFO) memory reduces software overhead for servicing interrupts in digital signal processors.
  • Versatile DSP interface with fast data access time allows direct interfacing to high-speed microprocessors and DSPs.
  • On-chip status and control register provides monitoring of FIFO word count, empty/full states, and sample overrange conditions.

Applications

  • Digital Signal Processing
  • Speech Recognition and Synthesis
  • Spectrum Analysis
  • High Speed Modems
  • DSP Servo Control

Procurement Notes

Verify the specific grade suffix SQ corresponds to the -55°C to +125°C operating temperature range and Q-28 package option as listed in the ordering guide. Confirm that the required performance specifications, such as the 70 dB SNR minimum, align with the S version parameters defined in the datasheet tables. Ensure compatibility with the ±5 V supply requirements before integration.

Selection Notes

Select the AD7878SQ when an industrial or military temperature range of -55°C to +125°C is required. This model offers a 70 dB SNR and 57 ns data access time, suitable for systems interfacing with processors like the ADSP-2100 or TMS320 series. Consider alternative grades if lower power consumption or higher dynamic performance metrics are prioritized over the extended temperature capability.

Part Context

The AD7878 is part of Analog Devices' LC2MOS family of complete ADCs designed for high-speed digital signal processing applications. The SQ variant specifically denotes the hermetic ceramic dual-in-line package (Q-28) qualified for the full military temperature range. It shares architectural similarities with other AD78xx series devices but is distinguished by its integrated FIFO and DSP-compatible timing interfaces.

Replacement Considerations

Publicly confirmed substitute part numbers include AD7878JN, AD7878AQ, AD7878KN, AD7878BQ, AD7878LN, AD7878SE4, AD7878JP, AD7878KP, and AD7878LP. Verify that any replacement matches the required temperature range and package style, as these vary across the different suffixes in the ordering guide.

FAQ

What is the function of the ADD0 pin?

The ADD0 pin determines whether a read operation accesses the data word from Location 0 of the FIFO memory (logic low) or the contents of the status/control register (logic high).

How does the AD7878 handle bus activity during conversion?

Writing a logic 0 to DB5 (DISO) of the status/control register prevents the data bus from becoming active while the BUSY signal is low, avoiding transients that could affect the track/hold amplifier during acquisition.

What causes the conversion time to vary between 7 µs and 9.12 µs?

The conversion time can slip by up to 17 clock cycles if read or write operations occur during the tLOW periods of the CLK IN signal, potentially extending the total conversion time from 7 µs to 9.12 µs at an 8 MHz clock.

AD7878SQAD7878SQ
$345.31
Buy Now