— IC芯片 | 连接器 | 传感器 | 被动器件 —
Product Detailed Parameters
- Description:IC ADC 14BIT PIPELINED 32LFCSP
- Series:-
- Mfr:Analog Devices Inc.
- Package:Tray
- Number of Bits:14
- Sampling Rate (Per Second):80M
- Number of Inputs:1
- Input Type:Differential, Single Ended
- Data Interface:Parallel
- Configuration:S/H-ADC
- Ratio - S/H:ADC:1:01
- Number of A/D Converters:1
- Architecture:Pipelined
- Reference Type:External, Internal
- Voltage - Supply, Analog:2.7V ~ 3.6V
- Voltage - Supply, Digital:2.25V ~ 3.6V
- Features:-
- Operating Temperature:-40°C ~ 85°C
- Package / Case:32-WFQFN Exposed Pad, CSP
- Supplier Device Package:32-LFCSP-WQ (5x5)
- Mounting Type:Surface Mount
Download product information
Overview
The AD9245BCPZ-80 is a monolithic, single 3 V supply, 14-bit analog-to-digital converter featuring a high-performance sample-and-hold amplifier and voltage reference. It operates at a maximum sampling rate of 80 MSPS with a differential input bandwidth of 500 MHz. The device utilizes a multistage differential pipelined architecture with output error correction logic to ensure 14-bit accuracy and guarantee no missing codes across the operating temperature range. Key electrical specifications include a typical Signal-to-Noise Ratio (SNR) of 73.3 dBc and a Spurious-Free Dynamic Range (SFDR) of 83.0 dBc at Nyquist. Power consumption is 366 mW at full speed, supported by separate analog and digital supplies.
Feature Summary
- Multistage differential pipelined architecture with output error correction logic for guaranteed 14-bit accuracy and no missing codes.
- Patented sample-and-hold amplifier maintains excellent performance for input frequencies up to 100 MHz in both single-ended and differential configurations.
- Integrated clock duty-cycle stabilizer compensates for wide variations in clock pulse widths while maintaining overall ADC performance.
- Flexible analog input configuration supports user-selectable input ranges from 1 V p-p to 2 V p-p.
Applications
- Medical imaging equipment
- IF sampling in communications receivers
- WCDMA, CDMA-One, CDMA-2000, and TDS-CDMA systems
- Battery-powered instruments and hand-held scopemeters
- Power-sensitive military applications
Procurement Notes
Verify the specific ordering suffix against the manufacturer's current datasheet to confirm package type and reel specifications. Ensure that the required DRVDD logic level matches the target system interface, as the device accommodates both 2.5 V and 3.3 V families. Confirm availability through authorized distributors and check for any recent revision updates to the data sheet before finalizing procurement.
Selection Notes
Select this component when a single-channel, high-speed 14-bit conversion is required within a compact LFCSP footprint. The AD9245BCPZ-80 is suitable for designs needing a 500 MHz analog input bandwidth and low power dissipation compared to previous generation converters. Consider the pin-compatible migration path if upgrading from 10-bit or lower-speed variants like the AD9215 or AD9235.
Part Context
The AD9245BCPZ-80 belongs to the AD9245 family of 14-bit analog-to-digital converters produced by Analog Devices Inc. This series includes variants optimized for different sampling rates, such as 20 MSPS, 40 MSPS, and 65 MSPS. All members share the same 32-lead LFCSP package and architectural features, allowing for design flexibility across various performance tiers.
Replacement Considerations
The AD9245BCPZ-80 is pin-compatible with the AD9215, AD9235, and AD9236, facilitating simplified migration from 10-bit or lower-speed architectures. Designers upgrading from these parts should verify that the increased resolution and sampling rate requirements are met without requiring PCB layout changes.
FAQ
Does the AD9245BCPZ-80 support single-ended input configurations?
Yes, the device features a flexible analog input that can be configured for single-ended operation in addition to its standard differential mode.
What is the function of the OTR pin?
The OTR (Out-of-Range) bit indicates when the analog input signal exceeds the selected input range, helping to detect overflow conditions.
How does the Clock Duty-Cycle Stabilizer (DCS) affect performance?
The DCS compensates for wide variations in clock duty cycles, ensuring that the ADC maintains excellent overall performance regardless of the clock pulse width.
ChipApex | Global Electronic Components Supplier







