— IC芯片 | 连接器 | 传感器 | 被动器件 —
Product Detailed Parameters
- Description:IC ADC 14BIT PIPELINED 32LFCSP
- Series:-
- Mfr:Analog Devices Inc.
- Package:Tape & Reel (TR),Cut Tape (CT)
- Number of Bits:14
- Sampling Rate (Per Second):20M
- Number of Inputs:1
- Input Type:Differential, Single Ended
- Data Interface:Parallel
- Configuration:S/H-ADC
- Ratio - S/H:ADC:1:01
- Number of A/D Converters:1
- Architecture:Pipelined
- Reference Type:External, Internal
- Voltage - Supply, Analog:2.7V ~ 3.6V
- Voltage - Supply, Digital:2.25V ~ 3.6V
- Features:-
- Operating Temperature:-40°C ~ 85°C
- Package / Case:32-WFQFN Exposed Pad, CSP
- Supplier Device Package:32-LFCSP-WQ (5x5)
- Mounting Type:Surface Mount
Download product information
Overview
The AD9245BCPZRL7-20 is a monolithic, single 3 V supply, 14-bit analog-to-digital converter (ADC) featuring a high-performance sample-and-hold amplifier (SHA) and voltage reference. It utilizes a multistage differential pipelined architecture with output error correction logic to provide 14-bit accuracy and guarantee no missing codes over the full operating temperature range. The device operates at a maximum sampling rate of 20 MSPS with a typical Signal-to-Noise Ratio (SNR) of 73.5 dBc at 2.4 MHz input frequency. Power consumption is 90 mW at 20 MSPS. It supports flexible analog inputs ranging from 1 V p-p to 2 V p-p and offers offset binary or two's complement data formats.
Feature Summary
- Multistage differential pipelined architecture with output error correction logic ensures 14-bit accuracy and guarantees no missing codes across the operating temperature range.
- Patented SHA input maintains excellent performance for input frequencies up to 100 MHz and can be configured for single-ended or differential operation.
- Integrated clock duty-cycle stabilizer compensates for wide variations in clock pulse widths while maintaining overall ADC performance.
- Single 3 V supply operation accommodates separate digital output driver supplies to support both 2.5 V and 3.3 V logic families.
Applications
- Medical imaging equipment
- IF sampling in communications receivers
- WCDMA, CDMA-One, CDMA-2000, and TDS-CDMA systems
- Battery-powered instruments and hand-held scopemeters
- Spectrum analyzers and power-sensitive military applications
Procurement Notes
Verify the specific ordering suffix against the manufacturer's official documentation to confirm package type, reel quantity, and temperature grade. Ensure compatibility with system requirements for analog supply voltage (AVDD) and digital driver supply voltage (DRVDD). Confirm that the selected variant meets the necessary thermal resistance specifications for the intended PCB layout and airflow conditions.
Selection Notes
Select this component when a 14-bit resolution and 20 MSPS sampling rate are required within a low-power, single-supply design. Consider the internal reference options and flexible input ranges if board space for external components is limited. Verify that the parallel interface and pipeline latency align with the downstream processing requirements of the target application system.
Part Context
The AD9245BCPZRL7-20 belongs to the AD9245 family of high-speed, low-power analog-to-digital converters. This series includes variants with different maximum sampling rates, such as 40 MSPS, 65 MSPS, and 80 MSPS, all sharing the same pinout and architectural features. The family is designed for applications requiring high dynamic range and low power consumption in compact packages.
Replacement Considerations
The AD9245BCPZ-20 is a direct functional replacement with identical electrical specifications but may differ in packaging format. Other members of the AD9245 family, such as the AD9245BCPZ-40, AD9245BCPZ-65, and AD9245BCPZ-80, offer higher sampling rates while maintaining pin compatibility for simplified migration paths.
FAQ
What is the guaranteed linearity performance of the AD9245?
The AD9245 guarantees no missing codes over the full operating temperature range. The Differential Nonlinearity (DNL) is specified at ±0.5 LSB, and the Integral Nonlinearity (INL) varies by model, typically ranging from ±1.2 LSB to ±1.6 LSB.
How does the device handle clock duty cycle variations?
The AD9245 features a patented clock duty-cycle stabilizer (DCS) that compensates for wide variations in clock pulse widths. This function helps maintain excellent overall ADC performance even when the clock signal duty cycle deviates from the ideal 50%.
Can the AD9245 operate with single-ended inputs?
Yes, the wide bandwidth, truly differential SHA allows for user-selectable input ranges and common modes, including single-ended applications. It is suitable for multiplexed systems that switch full-scale voltage levels in successive channels.
ChipApex | Global Electronic Components Supplier






