AD9250BCPZ-170

AD9250BCPZ-170

  • Description:IC ADC 14BIT PIPELINED 48LFCSP
  • Series:-

SKU:7039ae1fc6cc Category: Brand:

ChipApex WhatsApp

Consult the customer manager about the wholesale price.

consultation hotline:86-132-6715-2157

email:[email protected]
Contact the product manager for consultation. One-stop consultation is available.


Do you want a lower wholesale price? Please send us your inquiry and we will reply immediately.

Submitting!
Submission successful!
Submission failed!
Email error!
Phone number error!

Product Detailed Parameters

  • Description:IC ADC 14BIT PIPELINED 48LFCSP
  • Series:-
  • Mfr:Analog Devices Inc.
  • Package:Tray
  • Number of Bits:14
  • Sampling Rate (Per Second):170M
  • Number of Inputs:2
  • Input Type:Differential
  • Data Interface:JESD204B
  • Configuration:S/H-ADC
  • Ratio - S/H:ADC:1:01
  • Number of A/D Converters:2
  • Architecture:Pipelined
  • Reference Type:Internal
  • Voltage - Supply, Analog:1.7V ~ 1.9V
  • Voltage - Supply, Digital:1.7V ~ 1.9V
  • Features:Simultaneous Sampling
  • Operating Temperature:-40°C ~ 85°C
  • Package / Case:48-WFQFN Exposed Pad, CSP
  • Supplier Device Package:48-LFCSP (7x7)
  • Mounting Type:Surface Mount

Download product information

AD9250BCPZ-170

Overview

The AD9250BCPZ-170 is a dual-channel, 14-bit analog-to-digital converter (ADC) manufactured by Analog Devices Inc. It supports sampling rates up to 170 MSPS and features JESD204B serial digital outputs. The device operates on a single 1.8 V supply with total power consumption of 607 mW at the maximum sample rate. Key electrical specifications include a signal-to-noise ratio (SNR) of 70.7 dBFS at 185 MHz input frequency and a spurious-free dynamic range (SFDR) of 78 dBc. The ADC utilizes a multistage differential pipelined architecture with integrated output error correction logic and an internal voltage reference.

Feature Summary

  • Configurable JESD204B output block supporting high-speed serial data transmission.
  • On-chip phase-locked loop (PLL) for generating data rate clocks from a single sampling clock.
  • Proprietary differential input design maintaining excellent SNR performance at high frequencies.
  • Standard SPI interface for controlling device features such as power-down modes and test functions.

Applications

  • Multimode digital receivers including TD-SCDMA, WiMAX, W-CDMA, CDMA2000, GSM, EDGE, and LTE.
  • DOCSIS 3.0 CMTS upstream receive paths and HFC digital reverse path receivers.
  • Smart antenna systems and I/Q demodulation systems.
  • Electronic test and measurement equipment and radar receivers.
  • General-purpose software radios and broadband data applications.

Procurement Notes

Verify the specific speed grade suffix (-170) against the manufacturer's current ordering guide to ensure availability and compliance with the latest revision E datasheet specifications. Confirm package type and temperature range requirements match the industrial specification of -40°C to +85°C before finalizing procurement orders.

Selection Notes

Select this component when a dual-channel, 14-bit resolution is required with sampling rates up to 170 MSPS. Ensure the system design accommodates the 1.8 V supply voltage and JESD204B interface requirements. Consider the 48-lead LFCSP package dimensions and thermal characteristics for PCB layout planning.

Part Context

This part belongs to the AD9250 family of high-speed analog-to-digital converters. It shares architectural similarities with other variants in the series but is specifically rated for a maximum conversion rate of 170 MSPS, distinguishing it from higher-speed models within the same product line.

Replacement Considerations

Direct replacements within the AD9250 family include the AD9250BCPZ-250, which offers a higher sampling rate of 250 MSPS while maintaining identical pinouts and functionality. Verify that the application can support the increased data throughput if substituting with the -250 variant.

AD9250BCPZ-170AD9250BCPZ-170

Click on the inquiry