— IC芯片 | 连接器 | 传感器 | 被动器件 —
Product Detailed Parameters
- Description:IC INTEGER-N CLCK GEN 72LFCSP
- Series:-
- PLL:Yes
- Mfr:Analog Devices Inc.
- Main Purpose:Ethernet, Fibre Channel, SONET/SDH
- Input:CMOS
- Output:HSTL, LVCMOS, LVDS, LVPECL
- Number of Circuits:1
- Ratio - Input:Output:2:14
- Differential - Input:Output:Yes/Yes
- Frequency - Max:1GHz
- Voltage - Supply:1.71V ~ 3.465V
- Operating Temperature:-40°C ~ 85°C
- Mounting Type:Surface Mount
- Package / Case:72-VFQFN Exposed Pad, CSP
- Supplier Device Package:72-LFCSP-VQ (10x10)
- Grade:-
- Qualification:-
Download product information
Overview
The AD9523BCPZ is a jitter cleaner and clock generator featuring a dual PLL architecture with an integrated VCO. It provides 14 differential outputs or 29 LVCMOS outputs, supporting frequencies up to 1 GHz. The device accepts CMOS inputs up to 250 MHz and operates on a 3.3 V supply within a -40°C to +85°C temperature range. Key electrical parameters include a maximum output frequency of 1 GHz, a maximum input frequency of 250 MHz, and an absolute output jitter of less than 200 fs at 122.88 MHz. It is housed in a 72-LFCSP-VQ package.
Feature Summary
- Dual PLL architecture: PLL1 for reference cleanup with external VCXO support; PLL2 with integrated low-noise VCO (3.6 GHz to 4.0 GHz).
- 14 configurable outputs supporting LVPECL, LVDS, HSTL, and LVCMOS standards with dedicated dividers and adjustable delay.
- Low jitter performance with distribution phase noise floor of −160 dBc/Hz and zero-delay operation capability.
- Nonvolatile EEPROM stores configuration settings; supports SPI- and I2C-compatible serial control ports.
Applications
- LTE and multicarrier GSM base stations
- Clocking high-speed ADCs, DACs, DDSs, DDCs, DUCs, and MxFE modules
- SONET, 10Ge, and 10G FC protocol clock generation
Procurement Notes
Verify the specific suffix 'BCPZ' against the manufacturer's ordering guide to confirm package type and tape/reel specifications. Confirm RoHS compliance status via the official datasheet documentation before procurement.
Selection Notes
Select this component when low phase noise and flexible output formatting are required for wireless infrastructure or high-speed data converters. Ensure the design accommodates the 3.3 V supply voltage and utilizes the internal LDOs or external regulators as specified in the power dissipation guidelines.
Part Context
The AD9523 belongs to Analog Devices' family of multi-output clock generators designed for demanding timing applications. It integrates a VCXO interface for precise jitter cleaning, distinguishing it from standard clock distributors by its ability to synchronize outputs to an external oscillator reference while maintaining low phase noise.
Replacement Considerations
Public confirmed substitute part numbers are not available in the provided source material.
ChipApex | Global Electronic Components Supplier








