— IC芯片 | 连接器 | 传感器 | 被动器件 —
Product Detailed Parameters
- Description:IC CLOCK GEN 1.25GHZ VCO 72LFCSP
- Series:-
- Package:Tray
- Mfr:Analog Devices Inc.
- PLL:Yes with Bypass
- Input:CMOS, HSTL, LVDS
- Output:HSTL, LVDS
- Number of Circuits:1
- Ratio - Input:Output:2:14
- Differential - Input:Output:Yes/Yes
- Frequency - Max:1.25GHz
- Divider/Multiplier:Yes/No
- Voltage - Supply:3.135V ~ 3.465V
- Operating Temperature:-40°C ~ 85°C
- Mounting Type:Surface Mount
- Package / Case:72-VFQFN Exposed Pad, CSP
- Supplier Device Package:72-LFCSP-VQ (10x10)
- Type:-
- Grade:-
- Qualification:-
Download product information
Overview
The AD9528BCPZ is a dual-stage phase-locked loop (PLL) clock generator with an integrated JESD204B/JESD204C SYSREF generator, designed for multi-device synchronization. It features 14 LVDS/HSTL outputs, with six channels supporting frequencies up to 1.25 GHz and eight channels up to 1 GHz. The device includes a two-stage PLL architecture where the first stage cleans reference jitter using an external VCXO, and the second stage utilizes an on-chip VCO tuned from 3.450 GHz to 4.025 GHz. Supply voltage ranges from 3.135 V to 3.465 V, with maximum supply current reaching 71 mA.
Feature Summary
- Dual-stage PLL architecture with integrated low-noise VCO (3.450 GHz to 4.025 GHz)
- 14 configurable LVDS/HSTL outputs; six outputs reach 1.25 GHz, eight reach 1 GHz
- Integrated JESD204B/JESD204C SYSREF generator for single-shot, N-shot, or continuous signals
- Per-output digital coarse delay (63 steps) and analog fine delay (15 steps of 31 ps resolution)
Applications
- High performance wireless transceivers
- LTE and multicarrier GSM base stations
- Clocking high speed ADCs, DACs, DDSs, DDCs, DUCs, MxFEs
- ATE and high performance instrumentation
Procurement Notes
Verify that the component matches the exact part number AD9528BCPZ. Confirm the package type is LFCSP with 72 pins. Ensure the operating temperature range meets requirements of -40°C to +85°C. Check serial control port compatibility for SPI or I2C interfaces as needed for system integration.
Selection Notes
Select this component when precise timing alignment across multiple devices is required. The dual PLL structure allows for low jitter performance by utilizing an external VCXO for the first stage. Ensure the application supports the required supply voltage range of 3.135 V to 3.465 V and accommodates the maximum power dissipation specifications under full load conditions.
Part Context
The AD9528BCPZ belongs to the Analog Devices AD9528 family of clock generators. It is specifically engineered for systems requiring deterministic latency and synchronization, such as those adhering to the JESD204B and JESD204C standards. The 'BCPZ' suffix indicates the specific package and temperature grade configuration within the product line.
Replacement Considerations
Public confirmed substitute part numbers are not available in the provided documentation. Verify pinout and electrical specifications against any potential alternative components before substitution.
FAQ
What is the frequency range of the on-chip VCO?
The on-chip VCO tunes from 3.450 GHz to 4.025 GHz.
How many outputs support frequencies up to 1.25 GHz?
Six outputs (Output 0 to Output 3, Output 12, and Output 13) support maximum frequencies of 1.25 GHz.
What types of SYSREF signals can the integrated generator produce?
The integrated SYSREF generator outputs single shot, N-shot, or continuous signals synchronous to the PLL1 and PLL2 outputs.
ChipApex | Global Electronic Components Supplier









