SEARCH
— IC芯片 | 连接器 | 传感器 | 被动器件 —
The ADCMP561BRQ is a dual high-speed PECL comparator fabricated on Analog Devices' proprietary XFCB process. It features a 700 ps propagation delay with less than 75 ps overdrive dispersion. The device operates within an input common-mode range of -2.0 V to +3.0 V and provides differential latch control for track-and-hold or sample-and-hold modes. Outputs are complementary digital signals compatible with PECL 10K/10KH logic, capable of driving 50 Ω transmission lines terminated to VDD - 2 V. Power supply rejection exceeds 85 dB.
Verify the specific ordering suffix against official documentation to confirm package type and temperature rating. Confirm that the component matches the exact part number required for your design specifications. Check for any recent datasheet revisions that may impact electrical characteristics or pin configurations before finalizing procurement decisions.
Select this component for applications requiring consistent propagation delay across varying overdrive conditions. Ensure the design accommodates the specified dual-supply voltage requirements and utilizes proper PECL termination techniques. Consider the 16-lead QSOP package constraints for thermal management and layout in high-speed circuit designs.
This device belongs to the ADCMP561/ADCMP562 family of high-speed comparators. While the ADCMP562 includes a programmable hysteresis pin, the ADCMP561 variant does not. Both share identical core performance metrics regarding speed and power supply rejection, differing primarily in the availability of external hysteresis control.
The ADCMP561BRQZ is the direct equivalent replacement for the ADCMP561BRQ, sharing identical electrical specifications and pinout configuration.