— IC芯片 | 连接器 | 传感器 | 被动器件 —
Product Detailed Parameters
- Description:IC CLK DATA REC SDH 1.25GHZ
- Series:-
- PLL:Yes
- Mfr:Analog Devices Inc.
- Main Purpose:SONET/SDH
- Input:CML
- Output:LVDS
- Number of Circuits:1
- Ratio - Input:Output:1:02
- Differential - Input:Output:Yes/Yes
- Frequency - Max:1.25GHz
- Voltage - Supply:3V ~ 3.6V
- Operating Temperature:-40°C ~ 85°C
- Mounting Type:Surface Mount
- Package / Case:32-WFQFN Exposed Pad, CSP
- Supplier Device Package:32-LFCSP-WQ (5x5)
- Grade:-
- Qualification:-
Download product information
Overview
The ADN2813ACPZ is a continuous-rate clock and data recovery IC with an integrated limiting amplifier, supporting serial data inputs from 10 Mb/s to 1.25 Gb/s. It automatically locks to all data rates without requiring an external reference clock or programming. The device meets SONET jitter requirements for transfer, generation, and tolerance. It operates on a single 3.3 V supply (3.0 V to 3.6 V range) with typical power consumption of 450 mW. Key features include a quantizer sensitivity of 3.3 mV typ, adjustable slice levels, and loss-of-signal detection. It provides LVDS outputs for recovered clock and data.
Feature Summary
- Continuous rate operation from 10 Mb/s to 1.25 Gb/s
- Exceeds SONET jitter transfer, generation, and tolerance requirements
- Integrated limiting amplifier with 3.3 mV typical quantizer sensitivity
- No external reference clock required for automatic locking
Applications
- SONET OC-1/-3/-12 and associated FEC rates
- Fibre Channel and Gigabit Ethernet (GbE)
- WDM transponders and regenerators/repeaters
- Broadband cross-connects and routers
Procurement Notes
Verify the specific ordering suffix and package variant against the manufacturer's current datasheet before procurement. Confirm availability status as distribution channels may vary. Ensure compliance with RoHS directives if required by the application environment.
Selection Notes
Select this component for applications requiring high-speed clock recovery without external reference clocks. Consider the 32-lead LFCSP package size for space-constrained designs. Verify input signal compatibility with CML standards and ensure proper termination for LVDS outputs.
Part Context
The ADN2813 belongs to Analog Devices' family of clock and data recovery ICs designed for optical communication receivers. It complements other devices in the ADN series by providing robust jitter performance and low power consumption suitable for SONET/SDH and Fibre Channel networks.
Replacement Considerations
Check for updated revisions within the ADN2813 series. Evaluate alternative CDRs from Analog Devices or competitors if pin-out compatibility is not required. Verify that substitute parts meet the same SONET jitter specifications and operate within the 3.0 V to 3.6 V supply range.
ChipApex | Global Electronic Components Supplier








