ADN2915ACPZ

Description：IC CLK/DATA REC 6.5MBPS 24-LFCSP
Series：-

SKU:c1b23b1d6a0e Category: Application Specific Clock/Timing Brand: Analog Devices Inc.

Consult the customer manager about the wholesale price.

consultation hotline：86-132-6715-2157

email：[email protected]
Contact the product manager for consultation. One-stop consultation is available.

Do you want a lower wholesale price? Please send us your inquiry and we will reply immediately.

Product introduction

Product Detailed Parameters

Description：IC CLK/DATA REC 6.5MBPS 24-LFCSP
Series：-
PLL：Yes
Mfr：Analog Devices Inc.
Main Purpose：SONET/SDH
Input：CML
Output：CML
Number of Circuits：1
Ratio - Input:Output：1:01
Differential - Input:Output：Yes/Yes
Frequency - Max：6.5Mbps
Voltage - Supply：1.14V ~ 3.63V
Operating Temperature：-40°C ~ 85°C
Mounting Type：Surface Mount
Package / Case：24-WFQFN Exposed Pad, CSP
Supplier Device Package：24-LFCSP (4x4)
Grade：-
Qualification：-

Download product information

ADN2915ACPZ

Overview

The ADN2915ACPZ is a continuous-rate clock and data recovery IC from Analog Devices, supporting serial data input rates from 6.5 Mbps to 11.3 Gbps. It integrates quantization, signal level detection, and CML outputs without requiring an external reference clock or programming. The device exceeds SONET/SDH jitter specifications for transfer, generation, and tolerance. Power consumption ranges from 340 mW at 622 Mbps in bypass mode to 486.5 mW at OC-192 with the limiting amplifier enabled. It operates on 1.2 V, 1.8 V to 3.3 V, and 3.3 V supplies within a -40°C to +85°C temperature range.

Feature Summary

Supports continuous data rates from 6.5 Mbps to 11.3 Gbps
Exceeds SONET/SDH jitter transfer, generation, and tolerance requirements
Integrates optional limiting amplifier, equalizer, and bypass inputs
Includes PRBS generator/detector and programmable LOS threshold via I²C

Applications

SONET/SDH OC-1/OC-3/OC-12/OC-48/OC-192 and associated FEC rates
Fibre Channel (1GFC through 10GFC) and Ethernet (1GE, 10GE)
WDM transponders
Rate regenerators and repeaters

Procurement Notes

Verify component authenticity by checking the package marking against the official datasheet revision A. Confirm the presence of the exposed paddle connected to VEE for thermal management. Ensure the I2C address pin configuration matches system requirements before integration.

Selection Notes

Select this component for applications requiring automatic locking across a wide data rate spectrum without external clocks. Consider the integrated limiting amplifier sensitivity of 7.3 mV typical for low-level signals. Evaluate power dissipation based on the selected input path and operating frequency.

Part Context

This part belongs to the ADN2915 series of clock and data recovery ICs. It is designed for high-speed serial communication systems where jitter performance and flexible input configurations are critical. The LFCSP-24 package provides a compact footprint suitable for dense PCB layouts.