ChipApex | Global Electronic Components Supplier
ADPL40502AUJZ-1.8-R7
Search Product
Search Post
— IC芯片 | 连接器 | 传感器 | 被动器件 —
Consult the customer manager about the wholesale price.
consultation hotline：86-132-6715-2157
email：[email protected]
Contact the product manager for consultation. One-stop consultation is available.
Do you want a lower wholesale price? Please send us your inquiry and we will reply immediately.
Product Detailed Parameters
- Description：ULTRA-LOW NOISE 200MA LDO
- Series：-
- Mfr：Analog Devices Inc.
- Package：Tape & Reel (TR),Cut Tape (CT)
- Output Configuration：Positive
- Output Type：Fixed
- Number of Regulators：1
- Voltage - Input (Max)：5.5V
- Voltage - Output (Min/Fixed)：1.8V
- Voltage - Output (Max)：-
- Voltage Dropout (Max)：0.23V @ 200mA
- Current - Output：200mA
- Current - Quiescent (Iq)：40 µA
- Current - Supply (Max)：390 µA
- PSRR：70dB ~ 55dB (10kHz ~ 100kHz)
- Control Features：Enable
- Protection Features：Over Current, Over Temperature, Short Circuit, Under Voltage Lockout (UVLO)
- Operating Temperature：-40°C ~ 125°C (TA)
- Mounting Type：Surface Mount
- Package / Case：SOT-23-5 Thin, TSOT-23-5
- Supplier Device Package：TSOT-23-5
- Grade：-
- Qualification：-
Download product information
Overview
The ADPL40502AUJZ-1.8-R7 is an ultra-low noise linear regulator from Analog Devices, providing a fixed 1.8 V output with a maximum load current of 200 mA. It operates within an input voltage range of 2.2 V to 5.5 V and features a typical dropout voltage of 150 mV at full load. The device draws a quiescent current of 290 uA and offers high power supply rejection ratio (PSRR) performance. Packaged in a TSOT-23-5 surface-mount case, it supports operation across a temperature range of -40°C to +125°C.
Feature Summary
- Ultra-low noise architecture designed for sensitive analog signal integrity
- Fixed 1.8 V output capability with 200 mA continuous load drive
- High power supply rejection ratio for effective ripple attenuation
- Integrated thermal overload and overcurrent protection mechanisms
Applications
- RF front-end module power supplies
- Low-noise sensor biasing circuits
- Precision data acquisition system regulation
- Wireless communication transceiver power management
Procurement Notes
Verify the specific suffix AUJZ corresponds to the TSOT-23-5 package variant when sourcing. Confirm that the -1.8 designation matches the required 1.8 V fixed output voltage for your circuit design. Ensure compatibility with the specified 2.2 V minimum input voltage constraint during procurement validation.
Selection Notes
Select this component for applications requiring minimal output noise alongside moderate current delivery. Compare against standard LDOs if low quiescent current is critical, as this unit consumes 290 uA. Validate that the 150 mV typical dropout voltage fits within your available headroom between input and output rails.
Part Context
This part belongs to the ADPL40502 series of ultra-low noise LDO regulators manufactured by Analog Devices. It shares architectural similarities with other members like the ADPL40502ACPZ-3.0-R7 but differs in package type and output voltage configuration. The series targets high-performance audio and RF applications requiring clean power rails.
Replacement Considerations
Direct substitutes include other ADPL40502 variants with different output voltages or packages, such as ADPL40502ACPZ-3.0-R7. Cross-reference pinout compatibility and thermal characteristics when considering alternative manufacturers' ultra-low noise LDOs.
