SEARCH
— IC芯片 | 连接器 | 传感器 | 被动器件 —
The ADV7181DWBCPZ-RL is a multiformat video decoder and RGB graphics digitizer manufactured by Analog Devices Inc. It features four 10-bit ADCs sampling up to 75 MHz and supports ten analog input channels for composite, S-video, component, and RGB signals. The device converts NTSC, PAL, and SECAM standards into digital ITU-R BT.656 formats and handles HDTV resolutions including 720p and 1080i. It digitizes RGB graphics up to XGA at 70 Hz. Power supplies include DVDD (1.65 V to 2.0 V), DVDDIO (3.0 V to 3.6 V), AVDD (3.15 V to 3.45 V), and PVDD (1.71 V to 1.89 V). Operating temperature ranges from −40°C to +85°C.
Verify the specific ordering suffix WBCPZ-RL against the manufacturer's current datasheet revision C documentation. Confirm that the reel packaging designation matches the required manufacturing line specifications. Ensure the automotive qualification status aligns with the intended deployment environment requirements before finalizing procurement orders.
Select this component when a single-chip solution is required for decoding multiple analog video standards alongside RGB graphics digitization. The internal 10-channel mux eliminates the need for external multiplexers. Verify that the system design accommodates the specified multi-voltage power supply rails and the 64-lead LFCSP package thermal constraints.
This part belongs to the ADV7181 family of video decoders. The ADV7181D variant specifically adds RGB graphics digitization capabilities compared to earlier models like the ADV7181. The device serves as a bridge between legacy analog video sources and modern digital display processors or HDMI transmitters.
ADV7181CBCPZ-REEL
The ADV7181D supports RGB graphics inputs up to 1024 × 768 pixels at a refresh rate of 70 Hz (XGA).
It supports embedded synchronization or separate HS, VS, or CS signals. A synchronization source polarity detector determines the source and polarity of accompanying sync signals.
The device provides 12-bit 4:4:4 DDR, as well as 8-, 10-, 16-, and 20-bit SDR pixel output interfaces compatible with various downstream processor requirements.