SEARCH
— IC芯片 | 连接器 | 传感器 | 被动器件 —
The Microsemi AFS600-PQ208 is a Field Programmable Gate Array featuring 600,000 system gates and 13,824 tiles. It utilizes an advanced 130-nm, 7-layer metal flash-based CMOS process for nonvolatile configuration. The device supports a maximum system performance frequency of 350 MHz with input frequencies ranging from 1.5 to 350 MHz and output frequencies from 0.75 to 350 MHz. It includes 4 Mbits of user flash memory and 1 Kbit of FlashROM. The package is a Plastic Quad Flat Pack (PQ) with 208 pins and a 0.5 mm pitch.
Verify the specific speed grade suffix associated with the PQ208 package variant, as availability may vary between commercial and industrial temperature ranges. Confirm RoHS compliance status for the specific ordering code, noting that QN packages are typically RoHS compliant while other packages may differ. Ensure the design accounts for the pin compatibility differences within the Fusion family regarding the PQ208 form factor.
Select this component for designs requiring high-density logic combined with significant analog integration in a compact footprint. Consider the 350 MHz performance limit and the specific I/O voltage requirements of 1.5 V, 1.8 V, 2.5 V, and 3.3 V. Evaluate the need for the integrated ADC and gate drivers against discrete alternatives to maximize board space savings.
This device belongs to the Fusion family of mixed-signal FPGAs, which integrates flash FPGA fabric with analog peripherals. It shares architectural similarities with the AFS250 and AFS1500 models but offers higher gate density than the AFS250. The PQ208 package provides a fine-pitch quad flat pack option distinct from the BGA packages available in the same family.
Public confirmed substitute part numbers: None identified in verified documentation.