SEARCH
— IC芯片 | 连接器 | 传感器 | 被动器件 —
The AGL060V5-CS121I is a Microsemi IGLOO V5 Low Power Flash FPGA featuring 60,000 system gates and 1,536 VersaTiles. It operates within a 1.2 V to 1.5 V core voltage range and supports up to 96 user I/Os in the CS121 package. The device includes 18 kbits of true dual-port SRAM and 1 kbit of nonvolatile FlashROM. It utilizes a 130-nm flash-based CMOS process for instant-on functionality and retains configuration when powered off.
Verify the specific ordering suffix 'CS121' corresponds to the Chip Scale Package with 0.5 mm pitch. Confirm that the 'V5' designation indicates the correct revision level for your design requirements. Ensure the industrial temperature grade 'I' matches your environmental operating conditions. Check for any specific RoHS compliance markings associated with this part number.
Select this model if the design requires 60,000 system gates and fits within the 96-user I/O limit of the CS121 package. Verify that the 18 kbits of SRAM meets memory requirements. Note that the AGL060 in the CS121 package does not support the integrated PLL feature found in other packages.
This component belongs to the IGLOO family of low-power flash FPGAs manufactured by Microsemi. It represents the 60,000-gate density tier within the product line. The V5 suffix identifies it as a specific version within the IGLOO series, distinct from earlier revisions like V2.
Check for pin-compatible packages across the IGLOO family such as FG144 or QN132. Verify if lower-density devices like AGL030 or higher-density devices like AGL125 meet the functional requirements while maintaining package compatibility.
No, the datasheet specifies that the AGL060 device in the CS121 package does not support the integrated PLL feature.
In Flash*Freeze mode, I/O states are tristated or set to a specific state using weak pull-up/pull-down configurations. No power is consumed by the I/O banks during this mode.
The device includes an on-chip 128-bit Advanced Encryption Standard (AES) decryption engine to secure ISP via JTAG, protecting the design from unauthorized copying.