SEARCH
— IC芯片 | 连接器 | 传感器 | 被动器件 —
The AGL125V2-FGG144T is a Microsemi IGLOO Low Power Flash FPGA featuring 125,000 system gates and 3,072 VersaTiles. It operates on a 1.2 V to 1.5 V core voltage with up to 36 kbits of dual-port SRAM and 1 kbit of FlashROM. The device supports maximum clock frequencies of 250 MHz at 1.5 V and 160 MHz at 1.2 V. It utilizes a 130-nm flash process for instant-on functionality and includes six Clock Conditioning Circuits (CCC), one with an integrated PLL. The component is housed in a 144-pin Fine Pitch Ball Grid Array (FG144) package.
Verify the specific suffix 'T' against official documentation to confirm if it denotes tape-and-reel packaging or a specific temperature grade variant. Ensure the ordering code matches the required industrial or commercial junction temperature range. Confirm RoHS compliance status directly with the manufacturer's current datasheet revision.
Select this model for designs requiring nonvolatile logic with minimal active power draw. The 1.2 V to 1.5 V voltage range offers flexibility for single-voltage system operation. Consider the FG144 package dimensions and pin count relative to available PCB space and I/O requirements for mixed-voltage standards.
This part belongs to the IGLOO family of low-power flash FPGAs manufactured by Microsemi. It shares architectural features with other devices in the series, such as the AGL060 and AGL250, but is distinguished by its 125,000 gate capacity and specific package configuration.
Check for pin-compatible alternatives within the IGLOO family, such as the AGL125V5, noting that V5 devices carry specific marking distinctions. Verify if higher-density options like the AGL250 provide necessary headroom while maintaining package compatibility.
No, the device uses nonvolatile flash technology, allowing it to be Instant On without external boot PROMs or microcontrollers.
The typical power consumption in Flash*Freeze mode is 16 µW, retaining all SRAM and register data.
Yes, if Flash*Freeze mode usage is not planned, the Flash*Freeze pin can be configured as a standard user I/O.