SEARCH
— IC芯片 | 连接器 | 传感器 | 被动器件 —
The AGL600V2-FG256I is a flash-based Field Programmable Gate Array (FPGA) from the IGLOO family, manufactured by Microchip Technology. It features 600,000 system gates and 13,824 VersaTiles. The device includes 108 kbits of true dual-port SRAM organized into 24 blocks of 4,608 bits. It supports up to 235 user I/Os within a 256-pin Fine Pitch Ball Grid Array (FG256) package measuring 17x17 mm with a 1.0 mm pitch. Operating voltage ranges from 1.14 V to 1.575 V, and it functions within an industrial temperature range of -40°C to +100°C junction temperature.
Verify component authenticity through authorized Microchip distributors or official channels. Confirm that the specific ordering suffix matches the required temperature grade and packaging specifications. Ensure compliance with export control regulations as indicated by the ECCN classification. Review the latest datasheet revision for any updates regarding pin assignments or electrical characteristics prior to final procurement.
Select this model when high logic density is required alongside nonvolatile storage capabilities. The FG256 package offers a compact footprint suitable for space-constrained designs. Consider the 1.2V core voltage option if minimizing active power consumption is critical. Verify that the available I/O count meets interface requirements, noting that differential pairs reduce single-ended availability.
This component belongs to the IGLOO Low Power Flash FPGA family, which utilizes a 130-nm process technology. It serves as a bridge between standard SRAM FPGAs and ASICs, offering reprogrammability with ASIC-like power efficiency. The 'V2' designation indicates a specific generation within the IGLOO lineup, maintaining pin compatibility with other devices in the same package family for design flexibility.
The AGL600-FG256I is a compatible alternative within the same package and functionality scope. The M1AGL600 variant integrates an ARM Cortex-M1 processor but lacks AES decryption support. Verify package dimensions and pinout compatibility before substituting, as feature sets such as PLL availability may vary between specific sub-models.