ChipApex | Global Electronic Components Supplier
SEARCH
Search Product
Search Post
— IC芯片 | 连接器 | 传感器 | 被动器件 —
Consult the customer manager about the wholesale price.
consultation hotline：86-132-6715-2157
email：[email protected]
Contact the product manager for consultation. One-stop consultation is available.
Do you want a lower wholesale price? Please send us your inquiry and we will reply immediately.
Product Detailed Parameters
- Description：IC CPLD 64MC 10NS 84PLCC
- Series：ATF15xx
- Mfr：Microchip Technology
- Package：Tube
- Programmable Type：In System Programmable (min 10K program/erase cycles)
- Delay Time tpd(1) Max：10 ns
- Voltage Supply - Internal：4.5V ~ 5.5V
- Number of Macrocells：64
- Number of I/O：64
- Operating Temperature：-40°C ~ 85°C (TA)
- Mounting Type：Surface Mount
- Package / Case：84-LCC (J-Lead)
- Supplier Device Package：84-PLCC (29.31x29.31)
- Grade：-
- Qualification：-
- Number of Gates：-
Download product information
Overview
The ATF1504AS-10JI84 is a high-performance, electrically-erasable complex programmable logic device (CPLD) from Microchip Technology. It features 64 macrocells with up to 40 product terms per macrocell and supports 84-pin PLCC packaging. The device offers a maximum pin-to-pin delay of 10 ns and registered operation up to 125 MHz. It utilizes EEPROM technology for complete reprogrammability, supporting 10,000 program/erase cycles and 20-year data retention. Key specifications include 3.3V or 5.0V I/O compatibility, in-system programmability via JTAG, and an operating temperature range of -40°C to +85°C.
Feature Summary
- 64 Macrocells with expandable logic structure
- In-System Programmability (ISP) via JTAG interface
- EEPROM non-volatile memory technology
- Supports 3.3V and 5.0V I/O levels
Applications
- Logic integration replacing TTL, SSI, MSI, LSI, and classic PLDs
- PCI-compliant interface designs
- Boundary-scan testing applications
Procurement Notes
Verify the specific ordering suffix 'JI84' against official Microchip documentation to confirm package type and temperature grade. Ensure design files account for the 10 ns speed grade. Confirm that the target system voltage aligns with the 3.3V or 5.0V I/O capabilities specified in the datasheet.
Selection Notes
Select this component for designs requiring 64 macrocells and high-speed performance up to 125 MHz. Consider the 84-pin PLCC package constraints. Evaluate power management needs, as the standard 'AS' version lacks the automatic standby mode found in the 'L' variant. Verify JTAG boundary-scan requirements are met by the integrated TAP controller.
Part Context
This part belongs to the ATF1504AS family of CPLDs. It shares architectural features with other variants like the ATF1504AS-7JC84 and ATF1504AS-15AU44, differing primarily in speed grade and package. The 'AS' designation indicates standard power consumption without the low-power standby features of the 'ASL' series.
Replacement Considerations
ATF1504AS-7JC84: Faster speed grade (7.5 ns). ATF1504AS-15AU44: Different package (TQFP-44) and speed grade (15 ns). ATF1504ASL-20QC100: Low-power variant with different package and speed.
