Programmable Logic Device Pld ATV750B-15LM/883 product image

ATV750B-15LM/883

  • Description:IC EPLD 15NS HS 883C 28-LCC
  • Mfr:Microchip Technology

SKU:8a8c0971f731 Category: Brand:

ChipApex WhatsApp

Consult the customer manager about the wholesale price.

consultation hotline:86-132-6715-2157

email:[email protected]
Contact the product manager for consultation. One-stop consultation is available.


Do you want a lower wholesale price? Please send us your inquiry and we will reply immediately.

Submitting!
Submission successful!
Submission failed!
Email error!
Phone number error!

ATV750B-15LM/883 is listed in the Programmable Logic Device Pld range at ChipApex. The manufacturer field lists Microchip Technology. Its product description is IC EPLD 15NS HS 883C 28-LCC. Review the specifications below when checking this part for your BOM.

Programmable Logic Device Pld specifications for ATV750B-15LM/883

  • Description:IC EPLD 15NS HS 883C 28-LCC
  • Mfr:Microchip Technology
  • Package:Tube
  • Series:-
  • Programmable Type:EPLD
  • Number of Macrocells:10
  • Voltage - Input:5V
  • Speed:15 ns
  • Mounting Type:Surface Mount
  • Package / Case:28-LCC (J-Lead)
  • Supplier Device Package:28-PLCC (11.51x11.51)

Programmable Logic Device Pld datasheet and documents for ATV750B-15LM/883

ATV750B-15LM/883

Programmable Logic Device Pld Overview

The ATV750B-15LM/883 is a high-speed UV-erasable programmable logic device manufactured by Microchip Technology. It features 42 array inputs, 20 sum terms, and 20 flip-flops within a 28-pad windowed ceramic leadless chip carrier (LCC) package. The component operates at a maximum propagation delay of 15 ns with an external frequency of 58 MHz. It supports D- or T-type flip-flops with individual product term or direct input pin clocking. The device functions within a military temperature range of -55°C to +125°C and requires a 5V power supply.

Programmable Logic Device Pld Feature Summary

  • High-density architecture with 171 total product terms and 20 individually configurable flip-flops.
  • Supports asynchronous reset and synchronous preset for all registers.
  • Allows independent I/O pin and feedback paths for true bi-directional designs.
  • Includes preload functionality for simplified testing via specific voltage levels.

Programmable Logic Device Pld Applications

  • Complex state machine implementation
  • High-speed digital logic replacement
  • Military and aerospace control systems

Programmable Logic Device Pld Procurement Notes

Verify the ordering suffix LM/883 corresponds to the 28-pad windowed ceramic LCC package and MIL-STD-1835 Class B compliance. Confirm that the military grade (-55°C to +125°C) matches system requirements, as commercial and industrial versions are obsolete. Ensure UV erasure capabilities are accounted for in handling procedures.

Programmable Logic Device Pld Selection Notes

Select this part for applications requiring high gate density in a 24-pin equivalent footprint. The 15 ns speed grade offers a balance between performance and power consumption compared to faster variants. Consider the UV-erasable nature for prototyping or reprogrammability needs, noting that EPROM technology provides inherent reliability over fusible link PLDs.

Programmable Logic Device Pld Part Context

This component belongs to the ATV750B series, which serves as a superset of the 22V10 architecture. It provides enhanced logic flexibility with increased product terms and sum terms compared to standard 24-pin PLDs. The device is designed for backward compatibility with ATV750(L) software and hardware, allowing it to function as a direct replacement or speed upgrade.

Programmable Logic Device Pld Replacement Considerations

Public confirmed substitute part numbers: ATV750B-15DM/883 (CerDIP package). Note that commercial and industrial versions are obsolete; ATF750C is recommended for new designs. For new military applications, multiple ATF22V10s are recommended instead.

Programmable Logic Device Pld FAQ

How are the flip-flops configured in the ATV750B?

Each of the 20 flip-flops can be individually configured as either D-type or T-type. T-type configuration allows for the creation of JK and SR flip-flops.

What is the method for preloading registered outputs?

Preload is entered by applying a 10.25V to 10.75V signal to Pin 8 on DIP packages or Lead 10 on SMD packages. A subsequent clock pulse loads data from the I/O pins into the selected register.

Can different flip-flops use different clock sources?

Yes, each flip-flop may be clocked by its own dedicated clock product term or directly from Pin 1 (SMD Lead 1).

ATV750B-15LM/883ATV750B-15LM/883

Click on the inquiry