SEARCH
— IC芯片 | 连接器 | 传感器 | 被动器件 —
The CDCLVD1213RGTT is a low additive jitter, 1:4 universal-to-LVDS buffer with a selectable output divider. It accepts LVDS, LVPECL, or CML inputs and distributes the clock to four differential LVDS outputs. The device supports input frequencies up to 800 MHz and features an integrated divider on one output (QD) for ratios of 1, 2, or 4. Key electrical parameters include a maximum output skew of 20 ps and random additive jitter less than 300 fs RMS (10 kHz to 20 MHz). It operates on a 2.375 V to 2.625 V supply within an industrial temperature range of –40°C to 85°C.
Verify the specific ordering suffix 'RGTT' corresponds to the 250-unit small tape and reel packaging configuration. Confirm RoHS compliance and lead finish details (NIPDAU) against the latest manufacturer orderable addendum. Ensure the application environment remains within the specified 2.375 V to 2.625 V supply voltage and –40°C to 85°C operating temperature limits.
Select this component when driving multiple LVDS receivers from a single high-speed clock source requiring low jitter. The integrated divider on output QD allows frequency division without external circuitry. Ensure the input signal type matches the supported LVDS, LVPECL, or CML standards. Verify that the PCB layout accommodates the 16-pin VQFN package with exposed thermal pad for adequate heat dissipation.
The CDCLVD1213 belongs to Texas Instruments' family of low additive jitter LVDS buffers. The RGTT suffix specifically denotes the 16-pin VQFN package variant supplied in a small tape and reel carrier containing 250 units. This packaging option facilitates surface-mount assembly for compact designs compared to bulk or larger reel configurations.
Public confirmed substitute part numbers are not provided in the verified documentation.