CY7B991V-2JCT

CY7B991V-2JCT

$11.06
  • Description:IC CLK DRIVER 32PLCC
  • Series:RoboClock™

SKU:eb1d33534ea1 Category: Brand:

  
  • Quantity
    • -
    • +
  •    
ChipApex WhatsApp

Consult the customer manager about the wholesale price.

consultation hotline:86-132-6715-2157

email:[email protected]
Contact the product manager for consultation. One-stop consultation is available.


Do you want a lower wholesale price? Please send us your inquiry and we will reply immediately.

Submitting!
Submission successful!
Submission failed!
Email error!
Phone number error!

Product Detailed Parameters

  • Description:IC CLK DRIVER 32PLCC
  • Series:RoboClock™
  • Package:Box
  • Mfr:Cypress Semiconductor Corp
  • Type:-
  • Number of Circuits:-
  • Ratio - Input:Output:-
  • Differential - Input:Output:Yes/No
  • Input:-
  • Output:-
  • Frequency - Max:-
  • Voltage - Supply:-
  • Operating Temperature:-
  • Mounting Type:Surface Mount
  • Package / Case:32-LCC (J-Lead)
  • Supplier Device Package:32-PLCC (11.43x13.97)

Download product information

CY7B991V-2JCT

Overview

The CY7B991V-2JCT is a low-voltage programmable skew clock buffer from the RoboClock series, manufactured by Cypress Semiconductor. It operates on a single 3.3 V supply and supports output frequencies between 3.75 MHz and 80 MHz. The device features eight outputs arranged in four pairs within a 32-pin PLCC package. Key electrical characteristics include zero input-to-output delay, 50% duty cycle outputs, and typical output pair skew of less than 100 ps. It integrates a phase-locked loop to cancel external load delays.

Feature Summary

  • Low voltage operation with a single 3.3 V power supply
  • Programmable skew up to ±6 time units (±18 ns) via function select inputs
  • Integrated PLL provides zero input-to-output delay
  • Supports divide-by-two and divide-by-four output functions

Applications

  • Zero skew clock distribution trees for high-performance computer systems
  • Equalizing skew between metal traces of varying lengths
  • Board-to-board clock distribution cascaded with other buffers
  • Clock multiplier and divider applications using divided feedback

Procurement Notes

Verify the specific -2 speed grade against system timing requirements, as it differs from the standard -5 option in propagation delay and skew specifications. Confirm that the 32-pin PLCC package aligns with the target PCB footprint. Check for RoHS compliance status relative to current manufacturing standards.

Selection Notes

Select this component when precise control over output timing skew is required alongside frequency multiplication or division. Ensure the operating frequency falls within the 3.75 MHz to 80 MHz range defined by the FS pin configuration. Verify that the LVTTL output levels are compatible with the receiving logic inputs.

Part Context

This part belongs to the CY7B991V family of low-voltage programmable skew clock buffers. It shares functional similarities with the CY7B9911V but is optimized for 3.3 V operation. The -2 suffix denotes a specific speed grade variant within the product line, distinct from the -5 or -7 options found in other datasheet revisions.

Replacement Considerations

Publicly confirmed substitute part numbers are not available in the provided documentation. Designers should verify compatibility with any alternative clock buffers regarding voltage levels, package dimensions, and skew performance metrics.

CY7B991V-2JCTCY7B991V-2JCT
$11.06
Buy Now