SEARCH
— IC芯片 | 连接器 | 传感器 | 被动器件 —
GD25LD20ETIGR is listed in the Memory IC range at ChipApex. The manufacturer field lists GigaDevice Semiconductor (HK) Limited. Its product description is IC FLASH 2MBIT SPI/DUAL 8SOP. Review the specifications below when checking this part for your BOM.
The GD25LD20ETIGR is a 2 Mbit (256K x 8) Serial NOR Flash memory manufactured by GigaDevice. It operates on a single power supply voltage ranging from 1.65 V to 2.0 V and supports Standard SPI and Dual Output interfaces with a maximum clock frequency of 50 MHz. The device features uniform sector architecture with 4 KByte sectors and 32/64 KByte blocks, housed in an 8-lead SOP package (150 mil). It includes hardware and software write protection, security registers, and a 128-bit unique ID.
Verify the specific ordering suffix 'E' corresponds to the required voltage range and package type against the manufacturer's official datasheet. Confirm that the industrial temperature range (-40°C to +85°C) meets your system requirements. Ensure proper handling procedures are followed due to moisture sensitivity classification. Cross-reference the component marking with the manufacturer's identification codes to prevent counterfeit parts.
Select this component when a low-voltage operation between 1.65 V and 2.0 V is mandatory. It is suitable for designs prioritizing low power consumption over high-speed performance, as it supports up to 50 MHz. Consider this part if the application requires robust hardware write protection via the WP# pin and needs a compact SOP-8 footprint.
This component belongs to the GD25LD series of Serial NOR Flash memories designed for low-voltage applications. It shares architectural similarities with the GD25LD40E but offers half the density at 2 Mbit. The series is characterized by its uniform sector organization and support for both standard and dual SPI modes, targeting cost-sensitive and power-efficient embedded markets.
GD25LD20CTIGR: Same capacity and interface but utilizes a different voltage range and package variant.
Hardware write protection is enabled by driving the WP# pin low. When active, it locks the Block Protect (BP2-BP0) bits and the Status Register Protect (SRP) bit, preventing any changes to the memory protection settings via software commands.
The Complement Protect (CMP) bit allows for flexible memory protection configurations. By toggling this bit, users can invert the logic of the Block Protect bits, enabling protection of either the lower or upper portions of the memory array independently.
Explore related parts through Memory, Integrated Circuits (ICs), all product categories, ChipApex homepage.