SEARCH
— IC芯片 | 连接器 | 传感器 | 被动器件 —
GD25LQ80CTIGR is listed in the Memory IC range at ChipApex. The manufacturer field lists GigaDevice Semiconductor (HK) Limited. Its product description is IC FLASH 8MBIT SPI/QUAD I/O 8SOP. Review the specifications below when checking this part for your BOM.
The GD25LQ80CTIGR is an 8M-bit (1M x 8) SPI NOR flash memory manufactured by GigaDevice. It operates on a single 1.65V to 2.1V power supply and supports Standard, Dual, and Quad SPI interfaces with a maximum clock frequency of 104MHz. The device features uniform 4K-byte sectors and 32/64K-byte blocks within a SOP-8 package. It includes hardware write protection via the WP# pin, software block protection, and three 512-byte security registers with OTP locks. The component offers 100,000 program/erase cycles and 20-year data retention.
Verify the specific ordering suffix 'C' corresponds to the industrial temperature range (-40°C to +85°C) and SOP-8 150mil package as documented. Confirm that the 'T&R' designation indicates tape and reel packaging for automated assembly. Ensure compatibility with the 1.65V to 2.1V supply voltage constraints during system design validation.
Select this component when a low-voltage 1.8V operation is required alongside high-speed Quad SPI read capabilities. It is suitable for designs needing uniform sector sizes for simplified firmware management. Consider the SOP-8 package dimensions if board space is limited. Verify that the 104MHz clock speed meets the throughput requirements of the target application interface.
This part belongs to the GD25LQ80C series of 1.8V uniform sector serial flash memories. It is designed for applications demanding low power consumption and high reliability. The series supports various package options including SOP, VSOP, WSON, and USON, catering to different size and performance needs in portable and industrial electronics.
GD25LQ80CTI: Same specifications but in tube packaging instead of tape and reel.
Quad SPI mode is enabled by setting the Quad Enable (QE) bit in the Status Register to 1. This reconfigures the WP# and HOLD# pins to function as IO2 and IO3.
Driving CS# high during a HOLD operation resets the internal logic of the device. Communication must be restarted by bringing HOLD# high and then CS# low.
Explore related parts through Memory, Integrated Circuits (ICs), all product categories, ChipApex homepage.