SEARCH
— IC芯片 | 连接器 | 传感器 | 被动器件 —
GD25Q128EQIGR is listed in the Memory IC range at ChipApex. The manufacturer field lists GigaDevice Semiconductor (HK) Limited. Its product description is IC FLASH 128MBIT SPI/QUAD 8USON. Review the specifications below when checking this part for your BOM.
The GD25Q128EQIGR is a 128M-bit (16M x 8) NOR flash memory IC manufactured by GigaDevice. It supports standard, dual, and quad SPI interfaces with a maximum clock frequency of 133 MHz. The device operates on a single power supply voltage ranging from 2.7V to 3.6V. It features uniform sector and block architecture, allowing for flexible data protection via software or hardware methods. The component includes advanced security features such as a unique ID and programmable security registers.
Verify the specific package type matches the design requirements, as the GD25Q128E series is available in multiple packages including USON8, WSON8, SOP8, and TFBGA. Confirm that the ordering suffix corresponds to the desired package and tape/reel configuration. Ensure compatibility with the host system's voltage levels and SPI interface settings before integration.
Select this component when a 128M-bit capacity with uniform sector architecture is required. It is suitable for applications needing high read speeds up to 133 MHz and robust data protection mechanisms. Consider the available package options based on board space constraints and thermal requirements. Ensure the design accounts for the necessary dummy cycles at higher frequencies if using Quad I/O mode.
The GD25Q128E is part of GigaDevice's GD25Q family of serial flash memories. This family is designed for high-performance applications requiring reliable non-volatile storage. The manufacturer is a leading provider of SPI NOR flash solutions, with a focus on embedded, consumer, and mobile markets. The GD25Q128E offers a balance of speed, capacity, and flexibility in its architecture.
GD25Q128ESIGR
The Quad Enable (QE) bit allows the device to operate in Quad SPI mode. When set to 1, pins IO2 and IO3 become bidirectional data I/O pins instead of WP# and HOLD#/RESET#.
The HOLD function pauses serial communications without resetting the internal logic. It requires CS# to remain low and starts on the falling edge of the HOLD# signal when SCLK is low.
LB3, LB2, and LB1 are One-Time Programmable (OTP) bits that provide permanent write protection to the security registers once set to 1.
Explore related parts through Memory, Integrated Circuits (ICs), all product categories, ChipApex homepage.