LAMXO1200E-3TN144E

LAMXO1200E-3TN144E

$26.22
  • Description:IC CPLD 600MC 5.1NS 144TQFP
  • Series:LA-MachXO

SKU:3331d0b89cf4 Category: Brand:

  
  • Quantity
    • -
    • +
  •    
ChipApex WhatsApp

Consult the customer manager about the wholesale price.

consultation hotline:86-132-6715-2157

email:[email protected]
Contact the product manager for consultation. One-stop consultation is available.


Do you want a lower wholesale price? Please send us your inquiry and we will reply immediately.

Submitting!
Submission successful!
Submission failed!
Email error!
Phone number error!

Product Detailed Parameters

  • Description:IC CPLD 600MC 5.1NS 144TQFP
  • Series:LA-MachXO
  • Mfr:Lattice Semiconductor Corporation
  • Package:Tray
  • Programmable Type:In System Programmable
  • Delay Time tpd(1) Max:5.1 ns
  • Voltage Supply - Internal:1.14V ~ 1.26V
  • Number of Macrocells:600
  • Number of I/O:113
  • Operating Temperature:-40°C ~ 125°C (TA)
  • Mounting Type:Surface Mount
  • Package / Case:144-LQFP
  • Supplier Device Package:144-TQFP (20x20)
  • Number of Logic Elements/Blocks:-

Download product information

LAMXO1200E-3TN144E

Overview

The LAMXO1200E-3TN144E is an automotive-grade Field Programmable Gate Array (FPGA) from the LA-MachXO family, qualified to AEC-Q100 standards. It features 1200 Look-Up Tables (LUTs), 6.25 Kbits of distributed RAM, and one Embedded Block RAM (EBR) block totaling 9.2 Kbits. The device includes a single sysCLOCK Phase Locked Loop (PLL) for clock management. It operates with a core voltage of 1.2V and supports I/O voltages of 3.3V, 2.5V, 1.8V, or 1.2V. Housed in a 144-pin Lead-Free TQFP package, it provides 113 available I/Os and supports non-volatile, infinitely reconfigurable logic with instant-on capabilities.

Feature Summary

  • AEC-Q100 Qualified: Tested and qualified for automotive applications.
  • Non-Volatile Architecture: Single-chip solution with internal Flash memory, eliminating external configuration requirements.
  • TransFR™ Technology: Enables in-field logic updates while the system remains operational.
  • Flexible I/O: Supports LVCMOS, LVTTL, PCI, LVDS, Bus-LVDS, LVPECL, and RSDS standards via programmable sysIO buffers.

Applications

  • Glue logic implementation
  • Bus bridging and interfacing
  • Power-up control systems
  • General control logic

Procurement Notes

Verify that the specific suffix 'E' corresponds to the intended voltage and temperature grade as defined in the official LA-MachXO Automotive Family Data Sheet. Confirm package dimensions and pinout compatibility with the 144-pin Lead-Free TQFP specification before integration.

Selection Notes

Select this device for designs requiring up to 1200 LUTs within an automotive-qualified environment. Ensure the design utilizes the 1.2V core voltage supply. Verify that the required I/O standards are supported by the sysIO buffer configurations available on the 144-pin package.

Part Context

This component belongs to the LA-MachXO Automotive Family, which combines CPLD-like instant-on security with FPGA flexibility. The family includes devices ranging from 256 to 2280 LUTs, all featuring non-volatile configuration and TransFR reconfiguration capabilities.

Replacement Considerations

Other members of the LA-MachXO family, such as LAMXO640C or LAMXO2280E, may serve as alternatives if logic density requirements differ. Ensure the replacement part maintains the same package type and AEC-Q100 qualification status.

LAMXO1200E-3TN144ELAMXO1200E-3TN144E
$26.22
Buy Now