SEARCH
— IC芯片 | 连接器 | 传感器 | 被动器件 —
The LAMXO1200E-3TN144E is an automotive-grade Field Programmable Gate Array (FPGA) from the LA-MachXO family, qualified to AEC-Q100 standards. It features 1200 Look-Up Tables (LUTs), 6.25 Kbits of distributed RAM, and one Embedded Block RAM (EBR) block totaling 9.2 Kbits. The device includes a single sysCLOCK Phase Locked Loop (PLL) for clock management. It operates with a core voltage of 1.2V and supports I/O voltages of 3.3V, 2.5V, 1.8V, or 1.2V. Housed in a 144-pin Lead-Free TQFP package, it provides 113 available I/Os and supports non-volatile, infinitely reconfigurable logic with instant-on capabilities.
Verify that the specific suffix 'E' corresponds to the intended voltage and temperature grade as defined in the official LA-MachXO Automotive Family Data Sheet. Confirm package dimensions and pinout compatibility with the 144-pin Lead-Free TQFP specification before integration.
Select this device for designs requiring up to 1200 LUTs within an automotive-qualified environment. Ensure the design utilizes the 1.2V core voltage supply. Verify that the required I/O standards are supported by the sysIO buffer configurations available on the 144-pin package.
This component belongs to the LA-MachXO Automotive Family, which combines CPLD-like instant-on security with FPGA flexibility. The family includes devices ranging from 256 to 2280 LUTs, all featuring non-volatile configuration and TransFR reconfiguration capabilities.
Other members of the LA-MachXO family, such as LAMXO640C or LAMXO2280E, may serve as alternatives if logic density requirements differ. Ensure the replacement part maintains the same package type and AEC-Q100 qualification status.