SEARCH
— IC芯片 | 连接器 | 传感器 | 被动器件 —
LTC2052HVHGN#PBF is listed in the Instrumentation, Op Amps, Buffer Amps range at ChipApex. The manufacturer field lists Analog Devices Inc.. Its product description is IC OPAMP ZERO-DRIFT 4CIRC 16SSOP. Review the specifications below when checking this part for your BOM.
The LTC2052HVHGN#PBF is a quad zero-drift operational amplifier manufactured by Analog Devices Inc. It operates from a single supply of 2.7V to ±5.5V and features a maximum offset voltage of 3μV with a drift of 30nV/°C. The device provides a typical open-loop gain of 140dB, PSRR and CMRR exceeding 130dB, and a gain-bandwidth product of 3MHz. It consumes 0.75mA per amplifier and supports rail-to-rail output swing in a 16-lead SSOP package.
Verify the specific ordering suffix HGN corresponds to the 16-lead SSOP package and HVH grade indicating extended temperature range (-40°C to 125°C) and high voltage capability (±5V). Confirm RoHS compliance via the #PBF designation. Cross-reference the manufacturer part number against official Analog Devices documentation to ensure accuracy before procurement.
Select this component when ultralow DC offset and drift are critical requirements alongside wide common mode input range. The HV variant supports dual supplies up to ±5V compared to standard versions limited to 5V total. Ensure the application benefits from the 3MHz bandwidth and 140dB gain while accommodating the 16-lead SSOP footprint constraints.
This part belongs to the LTC2051/LTC2052 family of zero-drift operational amplifiers. The 'HV' designation indicates support for higher voltage supplies up to ±5V, while 'H' denotes the extended industrial temperature range of -40°C to 125°C. The 'GN' suffix specifies the 16-lead plastic SSOP package format suitable for space-constrained designs requiring four independent channels.
LTC2052HVIGN
The internal autozeroing clock operates at 7.5kHz. Below 70°C, charge injection spikes dominate the DC input bias current. Above 85°C, ESD protection diode leakage increases and begins to dominate the bias current behavior.
Residue clock feedthrough can be reduced by placing a capacitor across the feedback resistor to limit closed-loop bandwidth. Minimizing source resistance and using smaller gain-setting resistors also reduces charge injection-related feedthrough.
Explore related parts through Amplifiers, Linear, Integrated Circuits (ICs), all product categories.