SEARCH
— IC芯片 | 连接器 | 传感器 | 被动器件 —
LTC2312ITS8-14#TRMPBF is listed in the Analog To Digital Converters (ADC) range at ChipApex. The manufacturer field lists Analog Devices Inc.. Its product description is IC ADC 14BIT SAR TSOT23-8. Review the specifications below when checking this part for your BOM.
The LTC2312ITS8-14#TRMPBF is a 14-bit, 500ksps serial sampling Analog-to-Digital Converter (ADC) in an 8-lead TSOT-23 package. It operates from a single 3V or 5V analog supply (VDD) and supports 1.8V to 5V digital logic via a separate I/O supply (OVDD). The device features an integrated low-drift internal reference with a maximum temperature coefficient of 20ppm/°C, providing output spans of 2.048V at 3V operation or 4.096V at 5V operation. Key performance metrics include a Signal-to-Noise Ratio (SNR) of 77.5dB and Total Harmonic Distortion (THD) of –85dB at 500ksps throughput. Power consumption is 15mW at 5V/500ksps, dropping to <1µA in sleep mode.
Verify the specific suffix 'ITS8' confirms the –40°C to 85°C industrial temperature grade and the '#TRMPBF' designation indicates lead-free finish in mini tape-and-reel packaging containing 500 pieces. Confirm OVDD requirements for host logic compatibility before integration.
Select this component when 14-bit accuracy and 500ksps speed are required in a compact TSOT-23 footprint. Ensure the driving source impedance allows settling within the 700ns minimum acquisition time (tACQ-MIN). Use the nap mode for lower average power at reduced sample rates, but account for the 1.1ms wake-up time if utilizing sleep mode.
This part belongs to the LTC2312-14 family of 14-bit SAR ADCs. It is pin-compatible with other variants in the series such as the LTC2313-14 (2.5Msps) and LTC2314-14 (4.5Msps), allowing for design scalability without PCB layout changes.
Direct pin-compatible replacements within the same package include the LTC2313-14ITS8-14#TRMPBF (2.5Msps) and LTC2314-14ITS8-14#TRMPBF (4.5Msps). Lower speed options like the LTC2312-12ITS8-12#TRMPBF (12-bit) are also compatible but offer reduced resolution.
The internal reference buffer automatically configures the REF pin output to 2.048V when VDD is in the 2.7V to 3.6V range, and to 4.096V when VDD is in the 4.75V to 5.25V range.
Nap mode powers down the core after conversion but keeps the bandgap and reference active, allowing wake-up in <1 conversion cycle. Sleep mode shuts down all bias circuitry including the reference, reducing current to ~0.2µA but requiring a 1.1ms wait time for the reference capacitor to recharge before accurate conversion.
Yes, the REF pin can be overdriven with an external reference voltage that is at least 50mV higher than the internal reference voltage output, provided it falls within the specified input voltage range for the respective VDD.
Explore related parts through Data Acquisition, Integrated Circuits (ICs), all product categories, ChipApex homepage.