ChipApex | Global Electronic Components Supplier
SEARCH
Search Product
Search Post
— IC芯片 | 连接器 | 传感器 | 被动器件 —
Consult the customer manager about the wholesale price.
consultation hotline：86-132-6715-2157
email：[email protected]
Contact the product manager for consultation. One-stop consultation is available.
Do you want a lower wholesale price? Please send us your inquiry and we will reply immediately.
Product Detailed Parameters
- Description：IC PLL CLOCK GEN LO JITT 48TQFN
- Series：-
- PLL：Yes
- Mfr：Microchip Technology
- Main Purpose：Ethernet, Memory, PCI Express (PCIe)
- Input：LVCMOS, LVTTL, Crystal
- Output：LVCMOS, LVDS, LVPECL
- Number of Circuits：1
- Ratio - Input:Output：3:10
- Differential - Input:Output：Yes/Yes
- Frequency - Max：800MHz
- Voltage - Supply：3V ~ 3.6V
- Operating Temperature：-40°C ~ 85°C
- Mounting Type：Surface Mount
- Package / Case：48-WFQFN Exposed Pad
- Supplier Device Package：48-TQFN (7x7)
- Grade：-
- Qualification：-
Download product information
Overview
The MAX3638ETM2 is a low-jitter, wide frequency range programmable clock generator with 10 outputs. It features a phase-locked loop (PLL) and on-chip voltage-controlled oscillator (VCO) operating from 3.83GHz to 4.025GHz. The device provides nine differential LVDS/LVPECL outputs and one LVCMOS output across three banks. Input options include crystal, LVCMOS, or differential clocks. Key electrical parameters: supply voltage 3V to 3.6V; max frequency 800MHz; integrated jitter 0.34ps RMS (12kHz to 20MHz); operating temperature -40°C to +85°C. Package: 48-TQFN (7x7mm).
Feature Summary
- Subpicosecond jitter generation with excellent power-supply noise rejection.
- Pin-programmable LVDS/LVPECL output interfaces for A, B, and C banks.
- Wide VCO tuning range of 3.83GHz to 4.025GHz.
- Supports crystal, LVCMOS, and differential input references.
Applications
- Ethernet Switch/Router
- Wireless Base Station
- PCIe Network Processors
- DDR/QDR Memory
Procurement Notes
Verify the specific suffix 'ETM2' against official Microchip documentation to confirm package marking and tape-and-reel specifications. Ensure compatibility with existing board layouts regarding the 48-TQFN exposed pad thermal requirements.
Selection Notes
Select based on required output interface types (LVDS vs. LVPECL) and frequency ranges up to 800MHz. Consider the pin-programmable divider settings for precise frequency synthesis. Ensure adequate power supply filtering for the VCC pin to maintain low jitter performance.
Part Context
The MAX3638 series is designed for next-generation network equipment requiring robust high-speed data transmission. It replaces multiple crystal oscillators and clock distribution ICs, saving cost and space on system boards.
Replacement Considerations
Publicly confirmed substitute part numbers are not available in the provided source material.
FAQ
What is the maximum output frequency for the differential outputs?
The differential LVDS/LVPECL outputs operate up to 800MHz.
How is the output interface type configured?
The output interface for each bank (A, B, C) is individually programmed via dedicated control pins (QA_CTRL1, QA_CTRL2, QB_CTRL, QC_CTRL).
What is the integrated phase jitter specification?
Integrated phase jitter is typically 0.34ps RMS (12kHz to 20MHz) and 0.14ps RMS (1.875MHz to 20MHz).
