SEARCH
— IC芯片 | 连接器 | 传感器 | 被动器件 —
The MAXQ1065GTC+ is a DeepCover cryptographic controller featuring an 8KB secure storage array protected by ChipDNA PUF technology. It supports SPI (up to 10MHz) and I2C interfaces, operating within a voltage range of 1.62V to 3.63V. The device integrates ECC (NIST P-256), SHA-2, AES, and TRNG engines for TLS/DTLS 1.2 support. It operates from -40°C to +105°C in a 12-pin TDFN package with standby current typically at 100nA.
Verify the GTC+ suffix indicates the specific tape-and-reel packaging configuration as defined in the official datasheet ordering information. Confirm RoHS compliance status through manufacturer documentation. Ensure supply availability aligns with project timelines due to potential manufacturing constraints.
Select this component for applications requiring hardware root-of-trust with minimal footprint. The 12-pin TDFN package suits space-constrained designs. Verify host microcontroller compatibility with either SPI or I2C protocols. Ensure power supply rails remain within the 1.62V to 3.63V operational window.
This part belongs to the MAXQ1065 family of security coprocessors designed for embedded systems. It provides turnkey cryptographic functions including mutual authentication and secure data storage. The GTC+ variant specifies the commercial temperature grade and surface-mount packaging format.
No public confirmed substitute part numbers are available in the provided documentation. Evaluate alternative DeepCover controllers based on interface requirements and memory size.