SEARCH
— IC芯片 | 连接器 | 传感器 | 被动器件 —
The NSBC114EDXV6T1 is a dual NPN Bias Resistor Transistor (BRT) housed in an SOT-563 package. It integrates two monolithic bias networks, each consisting of a series base resistor and a base-emitter resistor, to replace discrete components. Key electrical parameters include a collector-emitter voltage (VCEO) of 50 Vdc, a continuous collector current (IC) of 100 mAdc, and a total device power dissipation (PD) of 357 mW at 25°C. The internal resistors are R1 = 10 kΩ and R2 = 10 kΩ. The junction temperature range spans from -55°C to +150°C.
Verify the specific ordering suffix against the manufacturer's documentation to confirm packaging quantity and lead-free status. Confirm that the component meets RoHS compliance requirements for the intended manufacturing process. Ensure the selected variant matches the required tape and reel specifications for automated assembly lines.
Select this component when a dual NPN configuration with fixed 10 kΩ base and emitter resistors is required. Evaluate the thermal resistance characteristics against the expected ambient operating conditions. Compare the integrated solution against discrete alternatives to assess space savings and bill-of-materials reduction.
This part belongs to the NSBC114DXV6 series of dual BRTs manufactured by onsemi. The series offers various resistor combinations within the same SOT-563 footprint. The 'E' designation specifically indicates the 10 kΩ / 10 kΩ resistor ratio configuration.
Compatible substitutes include other NSBC114DXV6 variants with identical pinouts but different resistor values, provided the circuit tolerances allow. Cross-reference with other manufacturers' dual NPN BRTs in the SOT-563 package, ensuring matching VCEO, IC, and R1/R2 values.
The internal resistors form a monolithic bias network consisting of a series base resistor (R1) and a base-emitter resistor (R2), eliminating the need for external discrete resistors.
The maximum collector-emitter voltage (VCEO) is rated at 50 Vdc.
The package contains two independent NPN transistors, each with its own integrated bias resistor network.