PI6C20400BLE

PI6C20400BLE

  • Description:IC CLOCK BUFFER 1:4 28TSSOP
  • Series:-

SKU:0aafd0e83e74 Category: Brand:

ChipApex WhatsApp

Consult the customer manager about the wholesale price.

consultation hotline:86-132-6715-2157

email:[email protected]
Contact the product manager for consultation. One-stop consultation is available.


Do you want a lower wholesale price? Please send us your inquiry and we will reply immediately.

Submitting!
Submission successful!
Submission failed!
Email error!
Phone number error!

Product Detailed Parameters

  • Description:IC CLOCK BUFFER 1:4 28TSSOP
  • Series:-
  • PLL:Yes
  • Mfr:Diodes Incorporated
  • Main Purpose:PCI Express (PCIe)
  • Input:HCSL
  • Output:HCSL
  • Number of Circuits:1
  • Ratio - Input:Output:1:04
  • Differential - Input:Output:Yes/Yes
  • Frequency - Max:400MHz
  • Voltage - Supply:3.135V ~ 3.465V
  • Operating Temperature:-40°C ~ 85°C
  • Mounting Type:Surface Mount
  • Package / Case:28-TSSOP (0.173", 4.40mm Width)
  • Supplier Device Package:28-TSSOP
  • Grade:-
  • Qualification:-

Download product information

PI6C20400BLE

Overview

The PI6C20400BLE is a PCIe 3.0 compliant high-speed, low-noise differential clock buffer designed as a companion to PCIe 3.0 clock generators. It distributes the differential SRC clock from a source generator to four pairs of differential clock outputs in either PLL or bypass mode. The device operates on a single 3.3V supply with an input frequency range of 100 MHz to 400 MHz in bypass mode and up to 105 MHz in PLL mode. It features low skew and jitter characteristics, SMBus control for output enablement and power-down states, and is housed in a 28-pin TSSOP package.

Feature Summary

  • PCIe 3.0 compliant with backward compatibility for PCIe 1.0 and 2.0 specifications
  • Four pairs of differential HCSL clock outputs with <50ps skew and <50ps cycle-to-cycle jitter
  • Configurable PLL bandwidth and operation modes (PLL vs. Bypass) via hardware pins or SMBus
  • SMBus interface for indexed block read/write protocols to control outputs, stop signals, and power-down states

Applications

  • Companion clock distribution for Intel PCIe 3.0 chipsets
  • High-speed data acquisition systems requiring low-jitter clocking
  • Telecommunications equipment utilizing PCIe interfaces

Procurement Notes

Verify the ordering suffix 'LE' corresponds to the 28-pin TSSOP (L28) package variant. Confirm RoHS compliance and Pb-free status as specified in the datasheet. Ensure the application circuit matches the recommended test load configuration (Rs = 33Ω, Rp = 49.9Ω) for accurate performance validation.

Selection Notes

Select this component when a 1:4 differential clock fan-out with integrated phase-locked loop filtering is required for PCIe applications. Choose the PLL mode for frequencies up to 105 MHz if jitter filtering is needed, or use the bypass mode for frequencies between 100 MHz and 400 MHz. Ensure the design supports the required 3.3V supply voltage and provides adequate thermal dissipation for the TSSOP package.

Part Context

The PI6C20400B series includes variants with different packaging options. The 'HE' suffix denotes the 28-pin SSOP package, while the 'LE' suffix indicates the 28-pin TSSOP package. Adding an 'X' suffix to either code specifies tape and reel packaging. All variants share identical electrical characteristics and functionality.

Replacement Considerations

Publicly confirmed substitute part numbers are not available in the provided documentation.

PI6C20400BLEPI6C20400BLE

Click on the inquiry