SEARCH
— IC芯片 | 连接器 | 传感器 | 被动器件 —
The PI6C20400LE is a high-speed, low-noise differential clock buffer designed as a companion to the PI6C410B for Intel PCI Express chipsets. It distributes a differential SRC clock from the synthesizer to four pairs of differential outputs in either PLL or fanout mode. The device operates on a single 3.3V supply with a voltage range of 3.135V to 3.465V. Key electrical specifications include a maximum propagation delay of 6.5 ns in non-PLL mode and output-to-output skew under 50 ps. It features programmable PLL bandwidth, SMBus control, and power management capabilities.
Verify the ordering suffix 'LE' corresponds to the 28-pin TSSOP package (173-mil wide). Confirm RoHS compliance status through official manufacturer documentation. Ensure the design supports the required 3.3V supply tolerance and SMBus protocol implementation for proper configuration.
Select this component when a 1:4 differential clock distribution with integrated PLL is required for PCIe applications. Verify that the 28-TSSOP package fits the PCB layout constraints. Check if the specific operating temperature range of 0°C to 70°C meets the system requirements, as industrial grades may require different suffixes.
The PI6C20400 series includes variants like the HE (SSOP) and LE (TSSOP). The 'E' suffix indicates Pb-free and Green packaging. This part is specifically optimized for compatibility with the PI6C410B clock synthesizer, forming a complete solution for PCIe reference clock generation and distribution.
Public confirmed substitute part numbers are not available in the provided documentation.