PI6CDBL402BLIEX

PI6CDBL402BLIEX

$2.61
  • Description:3.3V 1:4 LOW POWER PCIE BUFFER
  • Series:-

SKU:b826bbe21014 Category: Brand:

  
  • Quantity
    • -
    • +
  •    
ChipApex WhatsApp

Consult the customer manager about the wholesale price.

consultation hotline:86-132-6715-2157

email:[email protected]
Contact the product manager for consultation. One-stop consultation is available.


Do you want a lower wholesale price? Please send us your inquiry and we will reply immediately.

Submitting!
Submission successful!
Submission failed!
Email error!
Phone number error!

Product Detailed Parameters

  • Description:3.3V 1:4 LOW POWER PCIE BUFFER
  • Series:-
  • PLL:Yes with Bypass
  • Mfr:Diodes Incorporated
  • Main Purpose:PCI Express (PCIe)
  • Input:Clock
  • Output:HCSL, LVDS
  • Number of Circuits:1
  • Ratio - Input:Output:1:04
  • Differential - Input:Output:Yes/Yes
  • Frequency - Max:-
  • Voltage - Supply:1.62V ~ 3.63V
  • Operating Temperature:-40°C ~ 85°C
  • Mounting Type:Surface Mount
  • Package / Case:28-TSSOP (0.173", 4.40mm Width)
  • Supplier Device Package:28-TSSOP
  • Grade:-
  • Qualification:-

Download product information

PI6CDBL402BLIEX

Overview

The PI6CDBL402BLIEX is a PCIe 3.0 compliant, low-power differential clock buffer designed to distribute SRC clocks from PCIe generators. It supports backward compatibility with PCIe 1.0 and 2.0 specifications. The device features a 1:4 fan-out ratio with four differential output pairs (HCSL/LVDS). It operates with a core supply voltage of 3.0V to 3.6V and an independent output supply range of 1.62V to 3.63V. Key electrical parameters include a typical cycle-to-cycle jitter of 45ps at 100MHz in bypass mode and less than 1ps additive RMS phase jitter. The component utilizes a 28-TSSOP package.

Feature Summary

  • PCIe 3.0/2.0/1.0 compliant with phase jitter filtering capabilities
  • Low power consumption with independent 1.8V-3.3V output supply
  • Programmable PLL bandwidth and 100MHz PLL mode operation
  • SMBus interface for configuration and control

Applications

  • PCI Express Gen 1, 2, and 3 clock distribution systems
  • High-speed data acquisition equipment requiring low-noise clocking
  • Telecommunications infrastructure utilizing PCIe interfaces

Procurement Notes

Verify the ordering suffix 'X' confirms the Tape & Reel packaging format. Confirm that the specific revision matches the required RoHS compliance status. Ensure the 28-TSSOP footprint dimensions align with the PCB layout design rules before finalizing procurement orders.

Selection Notes

Select this component when a low-skew (<60ps) differential buffer is required for PCIe applications. The independent VDDO supply allows optimization for different output voltage levels (1.8V, 2.5V, or 3.3V). Verify that the input clock frequency falls within the 1-400MHz bypass range or requires the 100MHz PLL mode.

Part Context

This part belongs to the PI6CDBL402B series of low-power PCIe buffers. The 'E' suffix indicates Pb-free and Green manufacturing compliance. The 'X' suffix specifically denotes the Tape & Reel packaging variant, distinguishing it from the tube-packaged version.

Replacement Considerations

Public confirmed substitute part numbers are not available in the provided documentation.

PI6CDBL402BLIEXPI6CDBL402BLIEX
$2.61
Buy Now