SEARCH
— IC芯片 | 连接器 | 传感器 | 被动器件 —
The PTN3460BS/F6Y is an embedded DisplayPort to LVDS bridge IC manufactured by NXP Semiconductors. It converts DP streams from sources like CPUs or GPUs into LVDS format for display panels. The device supports link rates of 1.62 Gbit/s and 2.7 Gbit/s with 1-lane or 2-lane operation. It handles pixel clock frequencies up to 112 MHz, supporting color depths of 18 bpp and 24 bpp in single or dual bus modes. Power supplies are 3.3 V and 1.8 V. Operating temperature ranges from -40 °C to +85 °C. The component is housed in a 56-terminal HVQFN package measuring 7 mm x 7 mm.
Verify the specific firmware version associated with the F6Y suffix against official documentation before integration. Firmware versions within the PTN3460BS family may not be backwards compatible. Confirm that the ordering label matches the required firmware revision, as the top-side marking only indicates the base model PTN3460BS without version details.
Select this component when interfacing eDP sources with LVDS displays requiring protocol conversion. Ensure the system design accommodates the 56-pin HVQFN package dimensions and thermal requirements. Verify compatibility with the target panel's EDID structure and data packing format (VESA or JEIDA). Check if the application requires specific configuration via I2C-bus or AUX interface.
The PTN3460BS/F6Y belongs to the PTN3460 series of bridge ICs designed for commercial and industrial applications. This series facilitates connectivity between embedded DisplayPort sources and LVDS panels. The 'F6Y' suffix denotes a specific firmware version within the BS package variant, distinguishing it from other firmware revisions available in the same product line.
PTN3460IBS/F1MP is an industrial-grade alternative within the same bridge IC family. Verify functional equivalence regarding firmware capabilities and pinout compatibility before substitution. Note that firmware versions are not necessarily backwards compatible across different suffixes.
The device supports EDID ROM emulation, allowing it to mimic EDID structures v1.3. It can store up to seven different EDID data structures on-chip to support panels lacking physical EDID memory.
The device can be powered by a single 3.3 V supply using its internal regulator, or by dual supplies of 3.3 V and 1.8 V with the internal regulator switched off.
Yes, while the default mode is 2-lane operation, the device supports 1-lane Main Link operation. This can be enabled by connecting only one lane to the source or modifying the DPCD register settings.