SEARCH
— IC芯片 | 连接器 | 传感器 | 被动器件 —
The PUMD2/DG/B3,115 is a dual pre-biased NPN/PNP transistor array manufactured by Nexperia USA Inc. It integrates one NPN and one PNP bipolar junction transistor within a single surface-mount package. The device features a maximum collector-emitter voltage of 50V and a continuous collector current of 100mA per transistor. Internal base resistors are specified at 22 kOhms for both the NPN and PNP sections. The component operates with a maximum power dissipation of 300mW and is housed in a compact 6-TSSOP (SC-88/SOT-363) footprint.
Verify the exact suffix against official Nexperia documentation to confirm resistor values and pinout compatibility. Ensure the ordering code matches the specific variant required for the design. Confirm RoHS compliance status through the manufacturer's latest release notes before finalizing procurement specifications.
Select this component when a matched NPN/PNP pair with integrated biasing is required in a minimal footprint. Verify that the 22 kOhm internal resistance aligns with the target drive current and switching speed requirements. Ensure the 6-TSSOP package dimensions fit the available PCB space constraints.
This part belongs to the PUMD2 family of dual pre-biased transistor arrays from Nexperia. These devices are designed to replace discrete resistor-transistor networks, reducing board space and assembly complexity. The DG/B3 suffix typically denotes specific manufacturing or packaging details within the broader product line.
Publicly confirmed substitute part numbers are not available in the provided source material. Cross-referencing with other manufacturers requires careful verification of pinout, resistor values, and electrical ratings to ensure functional equivalence.