ChipApex | Global Electronic Components Supplier
SEARCH
Search Product
Search Post
— IC芯片 | 连接器 | 传感器 | 被动器件 —
Consult the customer manager about the wholesale price.
consultation hotline：86-132-6715-2157
email：[email protected]
Contact the product manager for consultation. One-stop consultation is available.
Do you want a lower wholesale price? Please send us your inquiry and we will reply immediately.
Product Detailed Parameters
- Description：TRANS PREBIAS 1NPN 1PNP 6TSSOP
- Series：-
- Mfr：Nexperia USA Inc.
- Package：Tape & Reel (TR),Cut Tape (CT)
- Transistor Type：1 NPN, 1 PNP - Pre-Biased (Dual)
- Current - Collector (Ic) (Max)：100mA
- Voltage - Collector Emitter Breakdown (Max)：50V
- Resistor - Base (R1)：22kOhms
- Resistor - Emitter Base (R2)：22kOhms
- DC Current Gain (hFE) (Min) @ Ic, Vce：60 @ 5mA, 5V
- pa_vce-saturation-max-ib-ic：
- Current - Collector Cutoff (Max)：1µA
- Frequency - Transition：-
- Power - Max：300mW
- Grade：-
- Qualification：-
- Mounting Type：Surface Mount
- Package / Case：6-TSSOP, SC-88, SOT-363
- Supplier Device Package：6-TSSOP
Download product information
Overview
The PUMD2,125 is a dual pre-biased NPN transistor array manufactured by Nexperia USA Inc. It integrates two NPN bipolar junction transistors with integrated base biasing resistors within a compact surface-mount package. The device features a collector-emitter breakdown voltage of 50V and a maximum continuous collector current of 100mA. Internal resistor values are specified as 10 kΩ for the base resistor (R1) and 47 kΩ for the emitter resistor (R2). The component operates within a temperature range of -55°C to +150°C and is housed in a 6-TSSOP (SOT-363) package.
Feature Summary
- Dual NPN configuration with integrated base and emitter biasing resistors
- High switching speed suitable for digital logic applications
- Compact surface-mount packaging for space-constrained designs
Applications
- Digital buffer circuits requiring level shifting or signal buffering
- Switching applications for low-power loads
- General-purpose logic interface circuits
Procurement Notes
Verify the specific suffix against official Nexperia documentation to confirm package type and tape-and-reel specifications. Ensure compatibility with automated pick-and-place equipment regarding the TSSOP footprint dimensions. Confirm RoHS compliance status through the manufacturer's latest declaration before finalizing procurement orders.
Selection Notes
Select this component when a dual NPN solution with fixed biasing is required to reduce external component count. Compare internal resistance values against circuit requirements to ensure proper drive current capabilities. Consider the thermal dissipation characteristics of the SOT-363 package relative to the expected power load in the application environment.
Part Context
This part belongs to Nexperia's PUM series of pre-biased transistor arrays. These devices are designed to replace multiple discrete components, simplifying PCB layout and assembly processes. The series offers various configurations including single and dual transistors with different resistor combinations.
